Skip to contentSkip to conversation

ARM: dts: dra7x: Support QSPI MODE-0 operation at 64MHz

PATCH RESEND New Vignesh R 3 participants 3 messages Jul 6, 2016 Arm (32-bit)

lore
Share & tools
lore

Vignesh R

author
#0 lore raw

PATCH RESEND 1/1 ARM: dts: dra7x: Support QSPI MODE-0 operation at 64MHz

According to Data Manual(SPRS915P) of AM57x, TI QSPI controller on DRA74(rev 1.1+)/DRA72 EVM can support up to 64MHz in MODE-0, whereas MODE-3 is limited to 48MHz. Hence, switch to MODE-0 for better throughput.

Signed-off-by Vignesh R <[email protected]>
Reviewed-by Tom Rini <[email protected]>
---
 arch/arm/dts/dra7-evm.dts  | 6 ++----
 arch/arm/dts/dra72-evm.dts | 6 ++----
 2 files changed, 4 insertions(+), 8 deletions(-)
arch/arm/dts/dra7-evm.dts +2 -4
index 08ef04e177b0..429b9edc1b2b 100644
@@ -491,15 +491,13 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&qspi1_pins>;
 
-	spi-max-frequency = <48000000>;
+	spi-max-frequency = <64000000>;
 	m25p80 at 0 {
 		compatible = "s25fl256s1","spi-flash";
-		spi-max-frequency = <48000000>;
+		spi-max-frequency = <64000000>;
 		reg = <0>;
 		spi-tx-bus-width = <1>;
 		spi-rx-bus-width = <4>;
-		spi-cpol;
-		spi-cpha;
 		#address-cells = <1>;
 		#size-cells = <1>;
arch/arm/dts/dra72-evm.dts +2 -4
index 205103e2b0e1..ced2f1166d8c 100644
@@ -603,15 +603,13 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&qspi1_pins>;
 
-	spi-max-frequency = <48000000>;
+	spi-max-frequency = <64000000>;
 	m25p80 at 0 {
 		compatible = "s25fl256s1","spi-flash";
-		spi-max-frequency = <48000000>;
+		spi-max-frequency = <64000000>;
 		reg = <0>;
 		spi-tx-bus-width = <1>;
 		spi-rx-bus-width = <4>;
-		spi-cpol;
-		spi-cpha;
 		#address-cells = <1>;
 		#size-cells = <1>;
Signature · 1 line
2.9.0
#1 lore raw

PATCH RESEND 1/1 ARM: dts: dra7x: Support QSPI MODE-0 operation at 64MHz

Quoted 7 lines · Vignesh R

According to Data Manual(SPRS915P) of AM57x, TI QSPI controller on DRA74(rev 1.1+)/DRA72 EVM can support up to 64MHz in MODE-0, whereas MODE-3 is limited to 48MHz. Hence, switch to MODE-0 for better throughput.

Signed-off-by Vignesh R <[email protected]>
Reviewed-by Tom Rini <[email protected]>
Reviewed-by Mugunthan V N <[email protected]>

Regards
Mugunthan V N

#2 lore raw

PATCH RESEND 1/1 ARM: dts: dra7x: Support QSPI MODE-0 operation at 64MHz

Quoted 10 lines · Mugunthan V N
Quoted 7 lines · Vignesh R

According to Data Manual(SPRS915P) of AM57x, TI QSPI controller on DRA74(rev 1.1+)/DRA72 EVM can support up to 64MHz in MODE-0, whereas MODE-3 is limited to 48MHz. Hence, switch to MODE-0 for better throughput.

Signed-off-by Vignesh R <[email protected]>
Reviewed-by Tom Rini <[email protected]>
Reviewed-by Mugunthan V N <[email protected]>
Reviewed-by Jagan Teki <[email protected]>

Applied to u-boot-spi/master

Signature · 1 line
Jagan.