Skip to contentSkip to conversation

drm/i915/panel: Only consider seamless DRRS modes as the highest mode

PATCH In review Fred Gao 3 participants 8 messages Sep 14 – Sep 17

Subsystems (4)
Stable branch DRM drivers Intel i915 Intel DRM display for xe and i915 drivers
lore
Share & tools
lore

Fred Gao

author
#0 lore raw

PATCH 1/1 drm/i915/panel: Only consider seamless DRRS modes as the highest mode

intel_dp_mode_clock() uses intel_panel_highest_mode() when seamless M/N updates are supported, so that the link configuration can accommodate every refresh rate DRRS may seamlessly switch to.

However, the fixed mode list is populated using is_alt_fixed_mode(), which only requires a matching active size and non-sync flags. Whether a mode can actually be reached with a seamless M/N update is decided by intel_panel_downclock_mode() using is_alt_drrs_mode(), which requires matching timings and flags. intel_panel_highest_mode() used neither and simply picked the highest clock in the list. A mode reachable only with a full modeset could therefore inflate the reserved bandwidth and needlessly reduce the selected bpp.

On a 5120x2160 eDP panel the DisplayID preferred mode uses 717260 kHz, while a CTA mode with different blanking uses 742500 kHz. With HBR2 x4, 2160000 kB/s is available. The preferred mode fits at 24 bpp:

717260 * 24 / 8 = 2151780 kB/s

but the CTA mode does not:

742500 * 24 / 8 = 2227500 kB/s

Selecting the CTA clock therefore reduces the link configuration to 18 bpp. The firmware state is 24 bpp, so the mismatch forces a full modeset and an eDP backlight and panel power cycle during driver takeover.

Use is_alt_drrs_mode() so intel_panel_highest_mode() considers the same set of modes as intel_panel_downclock_mode(). Bandwidth is still reserved for genuine seamless DRRS alternatives, including when userspace selects the downclock mode as the active mode, while modes that require a full modeset no longer affect the result. If no fixed mode is compatible, the helper continues to return the adjusted mode.

Fixes e6f29923c048 ("drm/i915: Allow M/N change during fastset on bdw+")
Cc <[email protected]>
Signed-off-by Fred Gao <[email protected]>
Reviewed-by Chenchen Wang <[email protected]>
---
 drivers/gpu/drm/i915/display/intel_panel.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)
drivers/gpu/drm/i915/display/intel_panel.c +3 -2
index 81e638d0c7b3..343bd8439566 100644
@@ -192,7 +192,8 @@ intel_panel_highest_mode(struct intel_connector *connector,
 
-	/* pick the fixed_mode that has the highest clock */
+	/* pick the highest clock we can seamlessly switch to */
 	list_for_each_entry(fixed_mode, &connector->panel.fixed_modes, head) {
-		if (fixed_mode->clock > best_mode->clock)
+		if (is_alt_drrs_mode(fixed_mode, adjusted_mode) &&
+		    fixed_mode->clock > best_mode->clock)
 			best_mode = fixed_mode;
 	}
Signature · 1 line
2.43.0
CI
#1 lore raw

✓ CI.KUnit: success for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

== Series Details ==

== Series Details ==

Series: drm/i915/panel: Only consider seamless DRRS modes as the highest mode
URL : https://patchwork.freedesktop.org/series/174023/
State : success

== Summary ==

+ trap cleanup EXIT
+ kunitconfigs=('/kernel/drivers/gpu/tests/.kunitconfig' '/kernel/drivers/gpu/drm/xe/.kunitconfig' '/kernel/drivers/gpu/drm/tests/.kunitconfig' '/kernel/drivers/gpu/drm/ttm/tests/.kunitconfig' '/kernel/drivers/dma-buf/.kunitconfig')
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/tests/.kunitconfig
[12:16:15] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:

$ make ARCH=um O=.kunit olddefconfig
[12:16:20] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[12:16:40] Starting KUnit Kernel (1/1)...
[12:16:40] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[12:16:40] ============= refcount_interrupt (4 subtests) ==============
[12:16:40] [PASSED] test_single_irq_change
[12:16:40] [PASSED] test_nested_irq_change
[12:16:40] [PASSED] test_multiple_irq_change
[12:16:40] [PASSED] test_irq_save
[12:16:40] =============== [PASSED] refcount_interrupt ================
[12:16:40] ================= gpu_buddy (14 subtests) ==================
[12:16:40] [PASSED] gpu_test_buddy_alloc_limit
[12:16:40] [PASSED] gpu_test_buddy_alloc_optimistic
[12:16:40] [PASSED] gpu_test_buddy_alloc_pessimistic
[12:16:40] [PASSED] gpu_test_buddy_alloc_pathological
[12:16:40] [PASSED] gpu_test_buddy_alloc_contiguous
[12:16:40] [PASSED] gpu_test_buddy_alloc_clear
[12:16:40] [PASSED] gpu_test_buddy_alloc_range
[12:16:41] [PASSED] gpu_test_buddy_alloc_range_bias
[12:16:41] [PASSED] gpu_test_buddy_fragmentation_performance
[12:16:42] [PASSED] gpu_test_buddy_dirty_tracker_performance
[12:16:42] [PASSED] gpu_test_buddy_alloc_exceeds_max_order
[12:16:42] [PASSED] gpu_test_buddy_offset_aligned_allocation
[12:16:42] [PASSED] gpu_test_buddy_subtree_offset_alignment_stress
[12:16:42] [PASSED] gpu_test_buddy_addr_to_block
[12:16:42] ==================== [PASSED] gpu_buddy ====================
[12:16:42] ============================================================
[12:16:42] Testing complete. Ran 18 tests: passed: 18
[12:16:42] Elapsed time: 26.640s total, 4.428s configuring, 20.295s building, 1.870s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/xe/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig [12:16:42] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:

$ make ARCH=um O=.kunit olddefconfig
[12:16:44] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[12:17:18] Starting KUnit Kernel (1/1)...
[12:17:18] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[12:17:18] ============= refcount_interrupt (4 subtests) ==============
[12:17:18] [PASSED] test_single_irq_change
[12:17:18] [PASSED] test_nested_irq_change
[12:17:18] [PASSED] test_multiple_irq_change
[12:17:18] [PASSED] test_irq_save
[12:17:18] =============== [PASSED] refcount_interrupt ================
[12:17:18] ================== guc_buf (11 subtests) ===================
[12:17:18] [PASSED] test_smallest
[12:17:18] [PASSED] test_largest
[12:17:18] [PASSED] test_granular
[12:17:18] [PASSED] test_unique
[12:17:18] [PASSED] test_overlap
[12:17:18] [PASSED] test_reusable
[12:17:18] [PASSED] test_too_big
[12:17:18] [PASSED] test_flush
[12:17:18] [PASSED] test_lookup
[12:17:18] [PASSED] test_data
[12:17:18] [PASSED] test_class
[12:17:18] ===================== [PASSED] guc_buf =====================
[12:17:18] =================== guc_dbm (7 subtests) ===================
[12:17:18] [PASSED] test_empty
[12:17:18] [PASSED] test_default
[12:17:18] ======================== test_size  ========================
[12:17:18] [PASSED] 4
[12:17:18] [PASSED] 8
[12:17:18] [PASSED] 32
[12:17:18] [PASSED] 256
[12:17:18] ==================== [PASSED] test_size ====================
[12:17:18] ======================= test_reuse  ========================
[12:17:18] [PASSED] 4
[12:17:18] [PASSED] 8
[12:17:18] [PASSED] 32
[12:17:18] [PASSED] 256
[12:17:18] =================== [PASSED] test_reuse ====================
[12:17:18] =================== test_range_overlap  ====================
[12:17:18] [PASSED] 4
[12:17:18] [PASSED] 8
[12:17:18] [PASSED] 32
[12:17:18] [PASSED] 256
[12:17:18] =============== [PASSED] test_range_overlap ================
[12:17:18] =================== test_range_compact  ====================
[12:17:18] [PASSED] 4
[12:17:18] [PASSED] 8
[12:17:18] [PASSED] 32
[12:17:18] [PASSED] 256
[12:17:18] =============== [PASSED] test_range_compact ================
[12:17:18] ==================== test_range_spare  =====================
[12:17:18] [PASSED] 4
[12:17:18] [PASSED] 8
[12:17:18] [PASSED] 32
[12:17:18] [PASSED] 256
[12:17:18] ================ [PASSED] test_range_spare =================
[12:17:18] ===================== [PASSED] guc_dbm =====================
[12:17:18] =================== guc_idm (6 subtests) ===================
[12:17:18] [PASSED] bad_init
[12:17:18] [PASSED] no_init
[12:17:18] [PASSED] init_fini
[12:17:18] [PASSED] check_used
[12:17:18] [PASSED] check_quota
[12:17:18] [PASSED] check_all
[12:17:18] ===================== [PASSED] guc_idm =====================
[12:17:18] =============== guc_klv_helpers (9 subtests) ===============
[12:17:18] [PASSED] test_count
[12:17:18] [PASSED] test_encode_u32
[12:17:18] [PASSED] test_encode_u64
[12:17:18] [PASSED] test_encode_string
[12:17:18] [PASSED] test_encode_object_raw
[12:17:18] [PASSED] test_encode_object_klv
[12:17:18] [PASSED] test_encode_object_nested
[12:17:18] [PASSED] test_encode_object_basic
[12:17:18] [PASSED] test_print
[12:17:18] ================= [PASSED] guc_klv_helpers =================
[12:17:18] =================== xe_log (4 subtests) ====================
[12:17:18] [PASSED] demo_cper
[12:17:18] [PASSED] demo_dmesg
[12:17:18] ======================= test_dmesg  ========================
[12:17:18] [PASSED] test_fatal
[12:17:18] [PASSED] test_fatal_tile
[12:17:18] [PASSED] test_fatal_gt
[12:17:18] [PASSED] test_fatal_comp
[12:17:18] [PASSED] test_fatal_comp_tile
[12:17:18] [PASSED] test_fatal_comp_gt
[12:17:18] [PASSED] test_fatal_all
[12:17:18] [PASSED] test_recoverable
[12:17:18] [PASSED] test_recoverable_tile
[12:17:18] [PASSED] test_recoverable_gt
[12:17:18] [PASSED] test_recoverable_comp
[12:17:18] [PASSED] test_recoverable_comp_tile
[12:17:18] [PASSED] test_recoverable_comp_gt
[12:17:18] [PASSED] test_recoverable_all
[12:17:18] [PASSED] test_info
[12:17:18] [PASSED] test_info_tile
[12:17:18] [PASSED] test_info_gt
[12:17:18] [PASSED] test_info_err
[12:17:18] [PASSED] test_info_comp
[12:17:18] [PASSED] test_info_comp_tile
[12:17:18] [PASSED] test_info_comp_gt
[12:17:18] [PASSED] test_info_all
[12:17:18] [PASSED] test_hw_fatal
[12:17:18] [PASSED] test_hw_recoverable
[12:17:18] [PASSED] test_hw_corrected
[12:17:18] [PASSED] test_hw_informational
[12:17:18] =================== [PASSED] test_dmesg ====================
[12:17:18] ====================== test_invalid  =======================
[12:17:18] [SKIPPED] no-component no-location no-warn (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] reserved location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] unknown location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] nonzero-device-id location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] invalid-tile-id location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] invalid-gt-id location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] unknown component class (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] unknown system component (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] unknown hardware component (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] [SKIPPED] unknown component and location (requires CONFIG_DRM_XE_DEBUG)
[12:17:18] ================== [SKIPPED] test_invalid ==================
[12:17:18] ===================== [PASSED] xe_log ======================
[12:17:18] ================== no_relay (3 subtests) ===================
[12:17:18] [PASSED] xe_drops_guc2pf_if_not_ready
[12:17:18] [PASSED] xe_drops_guc2vf_if_not_ready
[12:17:18] [PASSED] xe_rejects_send_if_not_ready
[12:17:18] ==================== [PASSED] no_relay =====================
[12:17:18] ================== pf_relay (14 subtests) ==================
[12:17:18] [PASSED] pf_rejects_guc2pf_too_short
[12:17:18] [PASSED] pf_rejects_guc2pf_too_long
[12:17:18] [PASSED] pf_rejects_guc2pf_no_payload
[12:17:18] [PASSED] pf_fails_no_payload
[12:17:18] [PASSED] pf_fails_bad_origin
[12:17:18] [PASSED] pf_fails_bad_type
[12:17:18] [PASSED] pf_txn_reports_error
[12:17:18] [PASSED] pf_txn_sends_pf2guc
[12:17:18] [PASSED] pf_sends_pf2guc
[12:17:18] [SKIPPED] pf_loopback_nop (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[12:17:18] [SKIPPED] pf_loopback_echo (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[12:17:18] [SKIPPED] pf_loopback_fail (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[12:17:18] [SKIPPED] pf_loopback_busy (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[12:17:18] [SKIPPED] pf_loopback_retry (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[12:17:18] ==================== [PASSED] pf_relay =====================
[12:17:18] ================== vf_relay (3 subtests) ===================
[12:17:18] [PASSED] vf_rejects_guc2vf_too_short
[12:17:18] [PASSED] vf_rejects_guc2vf_too_long
[12:17:18] [PASSED] vf_rejects_guc2vf_no_payload
[12:17:18] ==================== [PASSED] vf_relay =====================
[12:17:18] ================ pf_gt_config (9 subtests) =================
[12:17:18] [PASSED] fair_contexts_1vf
[12:17:18] [PASSED] fair_doorbells_1vf
[12:17:18] [PASSED] fair_ggtt_1vf
[12:17:18] ====================== fair_vram_1vf  ======================
[12:17:18] [PASSED] 3.50 GiB
[12:17:18] [PASSED] 11.5 GiB
[12:17:18] [PASSED] 15.5 GiB
[12:17:18] [PASSED] 31.5 GiB
[12:17:18] [PASSED] 63.5 GiB
[12:17:18] [PASSED] 1.91 GiB
[12:17:18] ================== [PASSED] fair_vram_1vf ==================
[12:17:18] ================ fair_vram_1vf_admin_only  =================
[12:17:18] [PASSED] 3.50 GiB
[12:17:18] [PASSED] 11.5 GiB
[12:17:18] [PASSED] 15.5 GiB
[12:17:18] [PASSED] 31.5 GiB
[12:17:18] [PASSED] 63.5 GiB
[12:17:18] [PASSED] 1.91 GiB
[12:17:18] ============ [PASSED] fair_vram_1vf_admin_only =============
[12:17:18] ====================== fair_contexts  ======================
[12:17:18] [PASSED] 1 VF
[12:17:18] [PASSED] 2 VFs
[12:17:18] [PASSED] 3 VFs
[12:17:18] [PASSED] 4 VFs
[12:17:18] [PASSED] 5 VFs
[12:17:18] [PASSED] 6 VFs
[12:17:18] [PASSED] 7 VFs
[12:17:18] [PASSED] 8 VFs
[12:17:18] [PASSED] 9 VFs
[12:17:18] [PASSED] 10 VFs
[12:17:18] [PASSED] 11 VFs
[12:17:18] [PASSED] 12 VFs
[12:17:18] [PASSED] 13 VFs
[12:17:18] [PASSED] 14 VFs
[12:17:18] [PASSED] 15 VFs
[12:17:18] [PASSED] 16 VFs
[12:17:18] [PASSED] 17 VFs
[12:17:18] [PASSED] 18 VFs
[12:17:18] [PASSED] 19 VFs
[12:17:18] [PASSED] 20 VFs
[12:17:18] [PASSED] 21 VFs
[12:17:18] [PASSED] 22 VFs
[12:17:18] [PASSED] 23 VFs
[12:17:18] [PASSED] 24 VFs
[12:17:18] [PASSED] 25 VFs
[12:17:18] [PASSED] 26 VFs
[12:17:18] [PASSED] 27 VFs
[12:17:18] [PASSED] 28 VFs
[12:17:18] [PASSED] 29 VFs
[12:17:18] [PASSED] 30 VFs
[12:17:18] [PASSED] 31 VFs
[12:17:18] [PASSED] 32 VFs
[12:17:18] [PASSED] 33 VFs
[12:17:18] [PASSED] 34 VFs
[12:17:18] [PASSED] 35 VFs
[12:17:18] [PASSED] 36 VFs
[12:17:18] [PASSED] 37 VFs
[12:17:18] [PASSED] 38 VFs
[12:17:18] [PASSED] 39 VFs
[12:17:18] [PASSED] 40 VFs
[12:17:18] [PASSED] 41 VFs
[12:17:18] [PASSED] 42 VFs
[12:17:18] [PASSED] 43 VFs
[12:17:18] [PASSED] 44 VFs
[12:17:18] [PASSED] 45 VFs
[12:17:18] [PASSED] 46 VFs
[12:17:18] [PASSED] 47 VFs
[12:17:18] [PASSED] 48 VFs
[12:17:18] [PASSED] 49 VFs
[12:17:18] [PASSED] 50 VFs
[12:17:18] [PASSED] 51 VFs
[12:17:18] [PASSED] 52 VFs
[12:17:18] [PASSED] 53 VFs
[12:17:18] [PASSED] 54 VFs
[12:17:18] [PASSED] 55 VFs
[12:17:18] [PASSED] 56 VFs
[12:17:18] [PASSED] 57 VFs
[12:17:18] [PASSED] 58 VFs
[12:17:18] [PASSED] 59 VFs
[12:17:18] [PASSED] 60 VFs
[12:17:18] [PASSED] 61 VFs
[12:17:18] [PASSED] 62 VFs
[12:17:18] [PASSED] 63 VFs
[12:17:18] ================== [PASSED] fair_contexts ==================
[12:17:18] ===================== fair_doorbells  ======================
[12:17:18] [PASSED] 1 VF
[12:17:18] [PASSED] 2 VFs
[12:17:18] [PASSED] 3 VFs
[12:17:18] [PASSED] 4 VFs
[12:17:18] [PASSED] 5 VFs
[12:17:18] [PASSED] 6 VFs
[12:17:18] [PASSED] 7 VFs
[12:17:18] [PASSED] 8 VFs
[12:17:18] [PASSED] 9 VFs
[12:17:18] [PASSED] 10 VFs
[12:17:18] [PASSED] 11 VFs
[12:17:18] [PASSED] 12 VFs
[12:17:18] [PASSED] 13 VFs
[12:17:18] [PASSED] 14 VFs
[12:17:18] [PASSED] 15 VFs
[12:17:18] [PASSED] 16 VFs
[12:17:18] [PASSED] 17 VFs
[12:17:18] [PASSED] 18 VFs
[12:17:18] [PASSED] 19 VFs
[12:17:18] [PASSED] 20 VFs
[12:17:18] [PASSED] 21 VFs
[12:17:18] [PASSED] 22 VFs
[12:17:18] [PASSED] 23 VFs
[12:17:18] [PASSED] 24 VFs
[12:17:18] [PASSED] 25 VFs
[12:17:18] [PASSED] 26 VFs
[12:17:18] [PASSED] 27 VFs
[12:17:18] [PASSED] 28 VFs
[12:17:18] [PASSED] 29 VFs
[12:17:18] [PASSED] 30 VFs
[12:17:18] [PASSED] 31 VFs
[12:17:18] [PASSED] 32 VFs
[12:17:18] [PASSED] 33 VFs
[12:17:18] [PASSED] 34 VFs
[12:17:18] [PASSED] 35 VFs
[12:17:18] [PASSED] 36 VFs
[12:17:18] [PASSED] 37 VFs
[12:17:18] [PASSED] 38 VFs
[12:17:18] [PASSED] 39 VFs
[12:17:18] [PASSED] 40 VFs
[12:17:18] [PASSED] 41 VFs
[12:17:18] [PASSED] 42 VFs
[12:17:18] [PASSED] 43 VFs
[12:17:18] [PASSED] 44 VFs
[12:17:18] [PASSED] 45 VFs
[12:17:18] [PASSED] 46 VFs
[12:17:18] [PASSED] 47 VFs
[12:17:18] [PASSED] 48 VFs
[12:17:18] [PASSED] 49 VFs
[12:17:18] [PASSED] 50 VFs
[12:17:18] [PASSED] 51 VFs
[12:17:18] [PASSED] 52 VFs
[12:17:18] [PASSED] 53 VFs
[12:17:18] [PASSED] 54 VFs
[12:17:18] [PASSED] 55 VFs
[12:17:18] [PASSED] 56 VFs
[12:17:18] [PASSED] 57 VFs
[12:17:18] [PASSED] 58 VFs
[12:17:18] [PASSED] 59 VFs
[12:17:18] [PASSED] 60 VFs
[12:17:18] [PASSED] 61 VFs
[12:17:18] [PASSED] 62 VFs
[12:17:18] [PASSED] 63 VFs
[12:17:18] ================= [PASSED] fair_doorbells ==================
[12:17:18] ======================== fair_ggtt  ========================
[12:17:18] [PASSED] 1 VF
[12:17:18] [PASSED] 2 VFs
[12:17:18] [PASSED] 3 VFs
[12:17:18] [PASSED] 4 VFs
[12:17:18] [PASSED] 5 VFs
[12:17:18] [PASSED] 6 VFs
[12:17:18] [PASSED] 7 VFs
[12:17:18] [PASSED] 8 VFs
[12:17:18] [PASSED] 9 VFs
[12:17:18] [PASSED] 10 VFs
[12:17:18] [PASSED] 11 VFs
[12:17:18] [PASSED] 12 VFs
[12:17:18] [PASSED] 13 VFs
[12:17:18] [PASSED] 14 VFs
[12:17:18] [PASSED] 15 VFs
[12:17:18] [PASSED] 16 VFs
[12:17:18] [PASSED] 17 VFs
[12:17:18] [PASSED] 18 VFs
[12:17:18] [PASSED] 19 VFs
[12:17:18] [PASSED] 20 VFs
[12:17:18] [PASSED] 21 VFs
[12:17:18] [PASSED] 22 VFs
[12:17:18] [PASSED] 23 VFs
[12:17:18] [PASSED] 24 VFs
[12:17:18] [PASSED] 25 VFs
[12:17:18] [PASSED] 26 VFs
[12:17:18] [PASSED] 27 VFs
[12:17:18] [PASSED] 28 VFs
[12:17:18] [PASSED] 29 VFs
[12:17:18] [PASSED] 30 VFs
[12:17:18] [PASSED] 31 VFs
[12:17:18] [PASSED] 32 VFs
[12:17:18] [PASSED] 33 VFs
[12:17:18] [PASSED] 34 VFs
[12:17:18] [PASSED] 35 VFs
[12:17:18] [PASSED] 36 VFs
[12:17:18] [PASSED] 37 VFs
[12:17:18] [PASSED] 38 VFs
[12:17:18] [PASSED] 39 VFs
[12:17:18] [PASSED] 40 VFs
[12:17:18] [PASSED] 41 VFs
[12:17:18] [PASSED] 42 VFs
[12:17:18] [PASSED] 43 VFs
[12:17:18] [PASSED] 44 VFs
[12:17:18] [PASSED] 45 VFs
[12:17:18] [PASSED] 46 VFs
[12:17:18] [PASSED] 47 VFs
[12:17:18] [PASSED] 48 VFs
[12:17:18] [PASSED] 49 VFs
[12:17:18] [PASSED] 50 VFs
[12:17:18] [PASSED] 51 VFs
[12:17:18] [PASSED] 52 VFs
[12:17:18] [PASSED] 53 VFs
[12:17:18] [PASSED] 54 VFs
[12:17:18] [PASSED] 55 VFs
[12:17:18] [PASSED] 56 VFs
[12:17:18] [PASSED] 57 VFs
[12:17:18] [PASSED] 58 VFs
[12:17:18] [PASSED] 59 VFs
[12:17:18] [PASSED] 60 VFs
[12:17:18] [PASSED] 61 VFs
[12:17:18] [PASSED] 62 VFs
[12:17:18] [PASSED] 63 VFs
[12:17:18] ==================== [PASSED] fair_ggtt ====================
[12:17:18] ======================== fair_vram  ========================
[12:17:18] [PASSED] 1 VF
[12:17:18] [PASSED] 2 VFs
[12:17:18] [PASSED] 3 VFs
[12:17:18] [PASSED] 4 VFs
[12:17:18] [PASSED] 5 VFs
[12:17:18] [PASSED] 6 VFs
[12:17:18] [PASSED] 7 VFs
[12:17:18] [PASSED] 8 VFs
[12:17:18] [PASSED] 9 VFs
[12:17:18] [PASSED] 10 VFs
[12:17:18] [PASSED] 11 VFs
[12:17:18] [PASSED] 12 VFs
[12:17:18] [PASSED] 13 VFs
[12:17:18] [PASSED] 14 VFs
[12:17:18] [PASSED] 15 VFs
[12:17:18] [PASSED] 16 VFs
[12:17:18] [PASSED] 17 VFs
[12:17:18] [PASSED] 18 VFs
[12:17:18] [PASSED] 19 VFs
[12:17:18] [PASSED] 20 VFs
[12:17:18] [PASSED] 21 VFs
[12:17:18] [PASSED] 22 VFs
[12:17:18] [PASSED] 23 VFs
[12:17:18] [PASSED] 24 VFs
[12:17:18] [PASSED] 25 VFs
[12:17:18] [PASSED] 26 VFs
[12:17:18] [PASSED] 27 VFs
[12:17:18] [PASSED] 28 VFs
[12:17:18] [PASSED] 29 VFs
[12:17:18] [PASSED] 30 VFs
[12:17:18] [PASSED] 31 VFs
[12:17:18] [PASSED] 32 VFs
[12:17:18] [PASSED] 33 VFs
[12:17:18] [PASSED] 34 VFs
[12:17:18] [PASSED] 35 VFs
[12:17:18] [PASSED] 36 VFs
[12:17:18] [PASSED] 37 VFs
[12:17:18] [PASSED] 38 VFs
[12:17:18] [PASSED] 39 VFs
[12:17:18] [PASSED] 40 VFs
[12:17:18] [PASSED] 41 VFs
[12:17:18] [PASSED] 42 VFs
[12:17:18] [PASSED] 43 VFs
[12:17:18] [PASSED] 44 VFs
[12:17:18] [PASSED] 45 VFs
[12:17:18] [PASSED] 46 VFs
[12:17:18] [PASSED] 47 VFs
[12:17:18] [PASSED] 48 VFs
[12:17:18] [PASSED] 49 VFs
[12:17:18] [PASSED] 50 VFs
[12:17:18] [PASSED] 51 VFs
[12:17:18] [PASSED] 52 VFs
[12:17:18] [PASSED] 53 VFs
[12:17:18] [PASSED] 54 VFs
[12:17:18] [PASSED] 55 VFs
[12:17:18] [PASSED] 56 VFs
[12:17:18] [PASSED] 57 VFs
[12:17:18] [PASSED] 58 VFs
[12:17:18] [PASSED] 59 VFs
[12:17:18] [PASSED] 60 VFs
[12:17:18] [PASSED] 61 VFs
[12:17:18] [PASSED] 62 VFs
[12:17:18] [PASSED] 63 VFs
[12:17:18] ==================== [PASSED] fair_vram ====================
[12:17:18] ================== [PASSED] pf_gt_config ===================
[12:17:18] ===================== lmtt (1 subtest) =====================
[12:17:18] ======================== test_ops  =========================
[12:17:18] [PASSED] 2-level
[12:17:18] [PASSED] multi-level
[12:17:18] ==================== [PASSED] test_ops =====================
[12:17:18] ====================== [PASSED] lmtt =======================
[12:17:18] ================= sriov_packet (1 subtest) =================
[12:17:18] [PASSED] test_descriptor_init
[12:17:18] ================== [PASSED] sriov_packet ===================
[12:17:18] ================= pf_service (11 subtests) =================
[12:17:18] [PASSED] pf_negotiate_any
[12:17:18] [PASSED] pf_negotiate_base_match
[12:17:18] [PASSED] pf_negotiate_base_newer
[12:17:18] [PASSED] pf_negotiate_base_next
[12:17:18] [SKIPPED] pf_negotiate_base_older (no older minor)
[12:17:18] [PASSED] pf_negotiate_base_prev
[12:17:18] [PASSED] pf_negotiate_latest_match
[12:17:18] [PASSED] pf_negotiate_latest_newer
[12:17:18] [PASSED] pf_negotiate_latest_next
[12:17:18] [SKIPPED] pf_negotiate_latest_older (no older minor)
[12:17:18] [SKIPPED] pf_negotiate_latest_prev (no prev major)
[12:17:18] =================== [PASSED] pf_service ====================
[12:17:18] ================= xe_guc_g2g (2 subtests) ==================
[12:17:18] ============== xe_live_guc_g2g_kunit_default  ==============
[12:17:18] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[12:17:18] ============== xe_live_guc_g2g_kunit_allmem  ===============
[12:17:18] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[12:17:18] =================== [SKIPPED] xe_guc_g2g ===================
[12:17:18] =================== xe_mocs (2 subtests) ===================
[12:17:18] ================ xe_live_mocs_kernel_kunit  ================
[12:17:18] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[12:17:18] ================ xe_live_mocs_reset_kunit  =================
[12:17:18] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[12:17:18] ==================== [SKIPPED] xe_mocs =====================
[12:17:18] ================= xe_migrate (2 subtests) ==================
[12:17:18] ================= xe_migrate_sanity_kunit  =================
[12:17:18] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[12:17:18] ================== xe_validate_ccs_kunit  ==================
[12:17:18] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[12:17:18] =================== [SKIPPED] xe_migrate ===================
[12:17:18] ================== xe_dma_buf (1 subtest) ==================
[12:17:18] ==================== xe_dma_buf_kunit  =====================
[12:17:18] ================ [SKIPPED] xe_dma_buf_kunit ================
[12:17:18] =================== [SKIPPED] xe_dma_buf ===================
[12:17:18] ================= xe_bo_shrink (1 subtest) =================
[12:17:18] =================== xe_bo_shrink_kunit  ====================
[12:17:18] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[12:17:18] ================== [SKIPPED] xe_bo_shrink ==================
[12:17:18] ==================== xe_bo (2 subtests) ====================
[12:17:18] ================== xe_ccs_migrate_kunit  ===================
[12:17:18] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[12:17:18] ==================== xe_bo_evict_kunit  ====================
[12:17:18] =============== [SKIPPED] xe_bo_evict_kunit ================
[12:17:18] ===================== [SKIPPED] xe_bo ======================
[12:17:18] =================== xe_any (9 subtests) ====================
[12:17:18] [PASSED] test_to_xe
[12:17:18] [PASSED] test_to_dev
[12:17:18] [PASSED] test_to_pdev
[12:17:18] [PASSED] test_to_drm
[12:17:18] [PASSED] test_if_pdev
[12:17:18] [PASSED] test_if_xe
[12:17:18] [PASSED] test_if_tile
[12:17:18] [PASSED] test_if_gt
[12:17:18] [PASSED] test_to_id
[12:17:18] ===================== [PASSED] xe_any ======================
[12:17:18] ==================== args (13 subtests) ====================
[12:17:18] [PASSED] count_args_test
[12:17:18] [PASSED] call_args_example
[12:17:18] [PASSED] call_args_test
[12:17:18] [PASSED] drop_first_arg_example
[12:17:18] [PASSED] drop_first_arg_test
[12:17:18] [PASSED] first_arg_example
[12:17:18] [PASSED] first_arg_test
[12:17:18] [PASSED] last_arg_example
[12:17:18] [PASSED] last_arg_test
[12:17:18] [PASSED] pick_arg_example
[12:17:18] [PASSED] if_args_example
[12:17:18] [PASSED] if_args_test
[12:17:18] [PASSED] sep_comma_example
[12:17:18] ====================== [PASSED] args =======================
[12:17:18] =================== xe_pci (3 subtests) ====================
[12:17:18] ==================== check_graphics_ip  ====================
[12:17:18] [PASSED] 12.00 Xe_LP
[12:17:18] [PASSED] 12.10 Xe_LP+
[12:17:18] [PASSED] 12.55 Xe_HPG
[12:17:18] [PASSED] 12.60 Xe_HPC
[12:17:18] [PASSED] 12.70 Xe_LPG
[12:17:18] [PASSED] 12.71 Xe_LPG
[12:17:18] [PASSED] 12.74 Xe_LPG+
[12:17:18] [PASSED] 20.01 Xe2_HPG
[12:17:18] [PASSED] 20.02 Xe2_HPG
[12:17:18] [PASSED] 20.04 Xe2_LPG
[12:17:18] [PASSED] 30.00 Xe3_LPG
[12:17:18] [PASSED] 30.01 Xe3_LPG
[12:17:18] [PASSED] 30.03 Xe3_LPG
[12:17:18] [PASSED] 30.04 Xe3_LPG
[12:17:18] [PASSED] 30.05 Xe3_LPG
[12:17:18] [PASSED] 35.10 Xe3p_LPG
[12:17:18] [PASSED] 35.11 Xe3p_XPC
[12:17:18] ================ [PASSED] check_graphics_ip ================
[12:17:18] ===================== check_media_ip  ======================
[12:17:18] [PASSED] 12.00 Xe_M
[12:17:18] [PASSED] 12.55 Xe_HPM
[12:17:18] [PASSED] 13.00 Xe_LPM+
[12:17:18] [PASSED] 13.01 Xe2_HPM
[12:17:18] [PASSED] 20.00 Xe2_LPM
[12:17:18] [PASSED] 30.00 Xe3_LPM
[12:17:18] [PASSED] 30.02 Xe3_LPM
[12:17:18] [PASSED] 35.00 Xe3p_LPM
[12:17:18] [PASSED] 35.03 Xe3p_HPM
[12:17:18] ================= [PASSED] check_media_ip ==================
[12:17:18] =================== check_platform_desc  ===================
[12:17:18] [PASSED] 0x9A60 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A68 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A70 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A40 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A49 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A59 (TIGERLAKE)
[12:17:18] [PASSED] 0x9A78 (TIGERLAKE)
[12:17:18] [PASSED] 0x9AC0 (TIGERLAKE)
[12:17:18] [PASSED] 0x9AC9 (TIGERLAKE)
[12:17:18] [PASSED] 0x9AD9 (TIGERLAKE)
[12:17:18] [PASSED] 0x9AF8 (TIGERLAKE)
[12:17:18] [PASSED] 0x4C80 (ROCKETLAKE)
[12:17:18] [PASSED] 0x4C8A (ROCKETLAKE)
[12:17:18] [PASSED] 0x4C8B (ROCKETLAKE)
[12:17:18] [PASSED] 0x4C8C (ROCKETLAKE)
[12:17:18] [PASSED] 0x4C90 (ROCKETLAKE)
[12:17:18] [PASSED] 0x4C9A (ROCKETLAKE)
[12:17:18] [PASSED] 0x4680 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4682 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4688 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x468A (ALDERLAKE_S)
[12:17:18] [PASSED] 0x468B (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4690 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4692 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4693 (ALDERLAKE_S)
[12:17:18] [PASSED] 0x46A0 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46A1 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46A2 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46A3 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46A6 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46A8 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46AA (ALDERLAKE_P)
[12:17:18] [PASSED] 0x462A (ALDERLAKE_P)
[12:17:18] [PASSED] 0x4626 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x4628 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46B0 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46B1 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46B2 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46B3 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46C0 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46C1 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46C2 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46C3 (ALDERLAKE_P)
[12:17:18] [PASSED] 0x46D0 (ALDERLAKE_N)
[12:17:18] [PASSED] 0x46D1 (ALDERLAKE_N)
[12:17:18] [PASSED] 0x46D2 (ALDERLAKE_N)
[12:17:18] [PASSED] 0x46D3 (ALDERLAKE_N)
[12:17:18] [PASSED] 0x46D4 (ALDERLAKE_N)
[12:17:18] [PASSED] 0xA721 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7A1 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7A9 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7AC (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7AD (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA720 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7A0 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7A8 (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7AA (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA7AB (ALDERLAKE_P)
[12:17:18] [PASSED] 0xA780 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA781 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA782 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA783 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA788 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA789 (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA78A (ALDERLAKE_S)
[12:17:18] [PASSED] 0xA78B (ALDERLAKE_S)
[12:17:18] [PASSED] 0x4905 (DG1)
[12:17:18] [PASSED] 0x4906 (DG1)
[12:17:18] [PASSED] 0x4907 (DG1)
[12:17:18] [PASSED] 0x4908 (DG1)
[12:17:18] [PASSED] 0x4909 (DG1)
[12:17:18] [PASSED] 0x56C0 (DG2)
[12:17:18] [PASSED] 0x56C2 (DG2)
[12:17:18] [PASSED] 0x56C1 (DG2)
[12:17:18] [PASSED] 0x7D51 (METEORLAKE)
[12:17:18] [PASSED] 0x7DD1 (METEORLAKE)
[12:17:18] [PASSED] 0x7D41 (METEORLAKE)
[12:17:18] [PASSED] 0x7D67 (METEORLAKE)
[12:17:18] [PASSED] 0xB640 (METEORLAKE)
[12:17:18] [PASSED] 0x56A0 (DG2)
[12:17:18] [PASSED] 0x56A1 (DG2)
[12:17:18] [PASSED] 0x56A2 (DG2)
[12:17:18] [PASSED] 0x56BE (DG2)
[12:17:18] [PASSED] 0x56BF (DG2)
[12:17:18] [PASSED] 0x5690 (DG2)
[12:17:18] [PASSED] 0x5691 (DG2)
[12:17:18] [PASSED] 0x5692 (DG2)
[12:17:18] [PASSED] 0x56A5 (DG2)
[12:17:18] [PASSED] 0x56A6 (DG2)
[12:17:18] [PASSED] 0x56B0 (DG2)
[12:17:18] [PASSED] 0x56B1 (DG2)
[12:17:18] [PASSED] 0x56BA (DG2)
[12:17:18] [PASSED] 0x56BB (DG2)
[12:17:18] [PASSED] 0x56BC (DG2)
[12:17:18] [PASSED] 0x56BD (DG2)
[12:17:18] [PASSED] 0x5693 (DG2)
[12:17:18] [PASSED] 0x5694 (DG2)
[12:17:18] [PASSED] 0x5695 (DG2)
[12:17:18] [PASSED] 0x56A3 (DG2)
[12:17:18] [PASSED] 0x56A4 (DG2)
[12:17:18] [PASSED] 0x56B2 (DG2)
[12:17:18] [PASSED] 0x56B3 (DG2)
[12:17:18] [PASSED] 0x5696 (DG2)
[12:17:18] [PASSED] 0x5697 (DG2)
[12:17:18] [PASSED] 0xB69 (PVC)
[12:17:18] [PASSED] 0xB6E (PVC)
[12:17:18] [PASSED] 0xBD4 (PVC)
[12:17:18] [PASSED] 0xBD5 (PVC)
[12:17:18] [PASSED] 0xBD6 (PVC)
[12:17:18] [PASSED] 0xBD7 (PVC)
[12:17:18] [PASSED] 0xBD8 (PVC)
[12:17:18] [PASSED] 0xBD9 (PVC)
[12:17:18] [PASSED] 0xBDA (PVC)
[12:17:18] [PASSED] 0xBDB (PVC)
[12:17:18] [PASSED] 0xBE0 (PVC)
[12:17:18] [PASSED] 0xBE1 (PVC)
[12:17:18] [PASSED] 0xBE5 (PVC)
[12:17:18] [PASSED] 0x7D40 (METEORLAKE)
[12:17:18] [PASSED] 0x7D45 (METEORLAKE)
[12:17:18] [PASSED] 0x7D55 (METEORLAKE)
[12:17:18] [PASSED] 0x7D60 (METEORLAKE)
[12:17:18] [PASSED] 0x7DD5 (METEORLAKE)
[12:17:18] [PASSED] 0x6420 (LUNARLAKE)
[12:17:18] [PASSED] 0x64A0 (LUNARLAKE)
[12:17:18] [PASSED] 0x64B0 (LUNARLAKE)
[12:17:18] [PASSED] 0xE202 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE209 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE20B (BATTLEMAGE)
[12:17:18] [PASSED] 0xE20C (BATTLEMAGE)
[12:17:18] [PASSED] 0xE20D (BATTLEMAGE)
[12:17:18] [PASSED] 0xE210 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE211 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE212 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE216 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE220 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE221 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE222 (BATTLEMAGE)
[12:17:18] [PASSED] 0xE223 (BATTLEMAGE)
[12:17:18] [PASSED] 0xB080 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB081 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB082 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB083 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB084 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB085 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB086 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB087 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB08F (PANTHERLAKE)
[12:17:18] [PASSED] 0xB090 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB0A0 (PANTHERLAKE)
[12:17:18] [PASSED] 0xB0B0 (PANTHERLAKE)
[12:17:18] [PASSED] 0xFD80 (PANTHERLAKE)
[12:17:18] [PASSED] 0xFD81 (PANTHERLAKE)
[12:17:18] [PASSED] 0xD740 (NOVALAKE_S)
[12:17:18] [PASSED] 0xD741 (NOVALAKE_S)
[12:17:18] [PASSED] 0xD742 (NOVALAKE_S)
[12:17:18] [PASSED] 0xD743 (NOVALAKE_S)
[12:17:18] [PASSED] 0xD745 (NOVALAKE_S)
[12:17:18] [PASSED] 0xD74A (NOVALAKE_S)
[12:17:18] [PASSED] 0xD74B (NOVALAKE_S)
[12:17:18] [PASSED] 0x674C (CRESCENTISLAND)
[12:17:18] [PASSED] 0x674D (CRESCENTISLAND)
[12:17:18] [PASSED] 0x674E (CRESCENTISLAND)
[12:17:18] [PASSED] 0x674F (CRESCENTISLAND)
[12:17:18] [PASSED] 0x6750 (CRESCENTISLAND)
[12:17:18] [PASSED] 0xD750 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD751 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD752 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD753 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD754 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD755 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD756 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD757 (NOVALAKE_P)
[12:17:18] [PASSED] 0xD75F (NOVALAKE_P)
[12:17:18] =============== [PASSED] check_platform_desc ===============
[12:17:18] ===================== [PASSED] xe_pci ======================
[12:17:18] ============= xe_rtp_tables_test (5 subtests) ==============
[12:17:18] ================== xe_rtp_table_gt_test  ===================
[12:17:18] [PASSED] gt_was/14011060649
[12:17:18] [PASSED] gt_was/14011059788
[12:17:18] [PASSED] gt_was/14015795083
[12:17:18] [PASSED] gt_was/16021867713
[12:17:18] [PASSED] gt_was/14019449301
[12:17:18] [PASSED] gt_was/16028005424
[12:17:18] [PASSED] gt_was/14026578760
[12:17:18] [PASSED] gt_was/1409420604
[12:17:18] [PASSED] gt_was/1408615072
[12:17:18] [PASSED] gt_was/22010523718
[12:17:18] [PASSED] gt_was/14011006942
[12:17:18] [PASSED] gt_was/14014830051
[12:17:18] [PASSED] gt_was/18018781329
[12:17:18] [PASSED] gt_was/1509235366
[12:17:18] [PASSED] gt_was/18018781329
[12:17:18] [PASSED] gt_was/16016694945
[12:17:18] [PASSED] gt_was/14018575942
[12:17:18] [PASSED] gt_was/22016670082
[12:17:18] [PASSED] gt_was/22016670082
[12:17:18] [PASSED] gt_was/14017421178
[12:17:18] [PASSED] gt_was/16025250150
[12:17:18] [PASSED] gt_was/14021871409
[12:17:18] [PASSED] gt_was/16021865536
[12:17:18] [PASSED] gt_was/14021486841
[12:17:18] [PASSED] gt_was/14025160223
[12:17:18] [PASSED] gt_was/14026144927, 16029437861, 14026127056
[12:17:18] [PASSED] gt_was/14025635424
[12:17:18] [PASSED] gt_was/16028005424
[12:17:18] ============== [PASSED] xe_rtp_table_gt_test ===============
[12:17:18] ================== xe_rtp_table_gt_test  ===================
[12:17:18] [PASSED] gt_tunings/Tuning: Blend Fill Caching Optimization Disable
[12:17:18] [PASSED] gt_tunings/Tuning: 32B Access Enable
[12:17:18] [PASSED] gt_tunings/Tuning: L3 cache
[12:17:18] [PASSED] gt_tunings/Tuning: L3 cache - media
[12:17:18] [PASSED] gt_tunings/Tuning: Compression Overfetch
[12:17:18] [PASSED] gt_tunings/Tuning: Compression Overfetch - media
[12:17:18] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3
[12:17:18] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3 - media
[12:17:18] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only
[12:17:18] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only - media
[12:17:18] [PASSED] gt_tunings/Tuning: Stateless compression control
[12:17:18] [PASSED] gt_tunings/Tuning: Stateless compression control - media
[12:17:18] [PASSED] gt_tunings/Tuning: L3 RW flush all Cache
[12:17:18] [PASSED] gt_tunings/Tuning: L3 RW flush all cache - media
[12:17:18] [PASSED] gt_tunings/Tuning: Set STLB Bank Hash Mode to 4KB
[12:17:18] ============== [PASSED] xe_rtp_table_gt_test ===============
[12:17:18] ================== xe_rtp_table_oob_test  ==================
[12:17:18] [PASSED] oob_was/1607983814
[12:17:18] [PASSED] oob_was/16010904313
[12:17:18] [PASSED] oob_was/18022495364
[12:17:18] [PASSED] oob_was/22012773006
[12:17:18] [PASSED] oob_was/14014475959
[12:17:18] [PASSED] oob_was/22011391025
[12:17:18] [PASSED] oob_was/22012727170
[12:17:18] [PASSED] oob_was/22012727685
[12:17:18] [PASSED] oob_was/22016596838
[12:17:18] [PASSED] oob_was/18020744125
[12:17:18] [PASSED] oob_was/1409600907
[12:17:18] [PASSED] oob_was/22014953428
[12:17:18] [PASSED] oob_was/16017236439
[12:17:18] [PASSED] oob_was/14019821291
[12:17:18] [PASSED] oob_was/14015076503
[12:17:18] [PASSED] oob_was/14018913170
[12:17:18] [PASSED] oob_was/14018094691
[12:17:18] [PASSED] oob_was/18024947630
[12:17:18] [PASSED] oob_was/16022287689
[12:17:18] [PASSED] oob_was/13011645652
[12:17:18] [PASSED] oob_was/14022293748
[12:17:18] [PASSED] oob_was/22019794406
[12:17:18] [PASSED] oob_was/22019338487
[12:17:18] [PASSED] oob_was/16023588340
[12:17:18] [PASSED] oob_was/14019789679
[12:17:18] [PASSED] oob_was/14022866841
[12:17:18] [PASSED] oob_was/16021333562
[12:17:18] [PASSED] oob_was/14016712196
[12:17:18] [PASSED] oob_was/14015568240
[12:17:18] [PASSED] oob_was/18013179988
[12:17:18] [PASSED] oob_was/1508761755
[12:17:18] [PASSED] oob_was/16023105232
[12:17:18] [PASSED] oob_was/16026508708
[12:17:18] [PASSED] oob_was/14020001231
[12:17:18] [PASSED] oob_was/16023683509
[12:17:18] [PASSED] oob_was/14025515070
[12:17:18] [PASSED] oob_was/15015404425_disable
[12:17:18] [PASSED] oob_was/16026007364
[12:17:18] [PASSED] oob_was/14020316580
[12:17:18] [PASSED] oob_was/14025883347
[12:17:18] [PASSED] oob_was/16029380221
[12:17:18] [PASSED] oob_was/22022079272
[12:17:18] [PASSED] oob_was/16029897822
[12:17:18] [PASSED] oob_was/14027054324
[12:17:18] ============== [PASSED] xe_rtp_table_oob_test ==============
[12:17:18] ================ xe_rtp_table_dev_oob_test  ================
[12:17:18] [PASSED] device_oob_was/22010954014
[12:17:18] [PASSED] device_oob_was/15015404425
[12:17:18] [PASSED] device_oob_was/22019338487_display
[12:17:18] [PASSED] device_oob_was/14022085890
[12:17:18] [PASSED] device_oob_was/14026539277
[12:17:18] [PASSED] device_oob_was/14026633728
[12:17:18] [PASSED] device_oob_was/14026746987
[12:17:18] [PASSED] device_oob_was/14026779378
[12:17:18] ============ [PASSED] xe_rtp_table_dev_oob_test ============
[12:17:18] ========== xe_rtp_table_missing_upper_bound_test  ==========
[12:17:18] [PASSED] register_whitelist/WaAllowPMDepthAndInvocationCountAccessFromUMD, 1408556865
[12:17:18] [PASSED] register_whitelist/1508744258, 14012131227, 1808121037
[12:17:18] [PASSED] register_whitelist/1806527549
[12:17:18] [PASSED] register_whitelist/allow_read_ctx_timestamp
[12:17:18] [PASSED] register_whitelist/allow_read_queue_timestamp
[12:17:18] [PASSED] register_whitelist/16014440446
[12:17:18] [PASSED] register_whitelist/16017236439
[12:17:18] [PASSED] register_whitelist/16020183090
[12:17:18] [PASSED] register_whitelist/14024997852
[12:17:18] [PASSED] register_whitelist/14024997852
[12:17:18] ====== [PASSED] xe_rtp_table_missing_upper_bound_test ======
[12:17:18] =============== [PASSED] xe_rtp_tables_test ================
[12:17:18] =================== xe_rtp (3 subtests) ====================
[12:17:18] =================== xe_rtp_rules_tests  ====================
[12:17:18] [PASSED] no
[12:17:18] [PASSED] yes
[12:17:18] [PASSED] no-and-no
[12:17:18] [PASSED] no-and-yes
[12:17:18] [PASSED] yes-and-no
[12:17:18] [PASSED] yes-and-yes
[12:17:18] [PASSED] no-or-no
[12:17:18] [PASSED] no-or-yes
[12:17:18] [PASSED] yes-or-no
[12:17:18] [PASSED] yes-or-yes
[12:17:18] [PASSED] no-yes-or-yes-no
[12:17:18] [PASSED] no-yes-or-yes-yes
[12:17:18] [PASSED] yes-yes-or-no-yes
[12:17:18] [PASSED] yes-yes-or-yes-yes
[12:17:18] [PASSED] no-no-or-yes-or-no
[12:17:18] [PASSED] or
[12:17:18] [PASSED] or-yes
[12:17:18] [PASSED] or-no
[12:17:18] [PASSED] yes-or
[12:17:18] [PASSED] no-or
[12:17:18] [PASSED] no-or-or-yes
[12:17:18] [PASSED] yes-or-or-no
[12:17:18] [PASSED] no-or-or-no
[12:17:18] [PASSED] missing-context-engine-class
[12:17:18] [PASSED] missing-context-engine-class-or-yes
[12:17:18] [PASSED] missing-context-engine-class-or-or-yes
[12:17:18] =============== [PASSED] xe_rtp_rules_tests ================
[12:17:18] =============== xe_rtp_process_to_sr_tests  ================
[12:17:18] [PASSED] coalesce-same-reg
[12:17:18] [PASSED] coalesce-same-reg-literal-and-func
[12:17:18] [PASSED] no-match-no-add
[12:17:18] [PASSED] two-regs-two-entries
[12:17:18] [PASSED] clr-one-set-other
[12:17:18] [PASSED] set-field
[12:17:18] [PASSED] conflict-duplicate
[12:17:18] [PASSED] conflict-not-disjoint
[12:17:18] [PASSED] conflict-not-disjoint-literal-and-func
[12:17:18] [PASSED] conflict-reg-type
[12:17:18] [PASSED] bad-mcr-reg-forced-to-regular
[12:17:18] [PASSED] bad-regular-reg-forced-to-mcr
[12:17:18] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[12:17:18] ================== xe_rtp_process_tests  ===================
[12:17:18] [PASSED] active1
[12:17:18] [PASSED] active2
[12:17:18] [PASSED] active-inactive
[12:17:18] [PASSED] inactive-active
[12:17:19] [PASSED] inactive-active-inactive
[12:17:19] [PASSED] inactive-inactive-inactive
[12:17:19] ============== [PASSED] xe_rtp_process_tests ===============
[12:17:19] ===================== [PASSED] xe_rtp ======================
[12:17:19] ==================== xe_wa (1 subtest) =====================
[12:17:19] ======================== xe_wa_gt  =========================
[12:17:19] [PASSED] TIGERLAKE B0
[12:17:19] [PASSED] DG1 A0
[12:17:19] [PASSED] DG1 B0
[12:17:19] [PASSED] ALDERLAKE_S A0
[12:17:19] [PASSED] ALDERLAKE_S B0
[12:17:19] [PASSED] ALDERLAKE_S C0
[12:17:19] [PASSED] ALDERLAKE_S D0
[12:17:19] [PASSED] ALDERLAKE_P A0
[12:17:19] [PASSED] ALDERLAKE_P B0
[12:17:19] [PASSED] ALDERLAKE_P C0
[12:17:19] [PASSED] ALDERLAKE_S RPLS D0
[12:17:19] [PASSED] ALDERLAKE_P RPLU E0
[12:17:19] [PASSED] DG2 G10 C0
[12:17:19] [PASSED] DG2 G11 B1
[12:17:19] [PASSED] DG2 G12 A1
[12:17:19] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[12:17:19] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[12:17:19] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[12:17:19] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[12:17:19] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[12:17:19] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[12:17:19] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[12:17:19] ==================== [PASSED] xe_wa_gt =====================
[12:17:19] ====================== [PASSED] xe_wa ======================
[12:17:19] ============================================================
[12:17:19] Testing complete. Ran 793 tests: passed: 765, skipped: 28
[12:17:19] Elapsed time: 36.255s total, 1.831s configuring, 33.708s building, 0.704s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig [12:17:19] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:

$ make ARCH=um O=.kunit olddefconfig
[12:17:20] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[12:17:45] Starting KUnit Kernel (1/1)...
[12:17:45] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[12:17:45] ============= refcount_interrupt (4 subtests) ==============
[12:17:45] [PASSED] test_single_irq_change
[12:17:45] [PASSED] test_nested_irq_change
[12:17:45] [PASSED] test_multiple_irq_change
[12:17:45] [PASSED] test_irq_save
[12:17:45] =============== [PASSED] refcount_interrupt ================
[12:17:45] ============ drm_test_pick_cmdline (2 subtests) ============
[12:17:45] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[12:17:45] =============== drm_test_pick_cmdline_named  ===============
[12:17:45] [PASSED] NTSC
[12:17:45] [PASSED] NTSC-J
[12:17:45] [PASSED] PAL
[12:17:45] [PASSED] PAL-M
[12:17:45] =========== [PASSED] drm_test_pick_cmdline_named ===========
[12:17:45] ============== [PASSED] drm_test_pick_cmdline ==============
[12:17:45] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[12:17:45] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[12:17:45] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[12:17:45] =========== drm_validate_clone_mode (2 subtests) ===========
[12:17:45] ============== drm_test_check_in_clone_mode  ===============
[12:17:45] [PASSED] in_clone_mode
[12:17:45] [PASSED] not_in_clone_mode
[12:17:45] ========== [PASSED] drm_test_check_in_clone_mode ===========
[12:17:45] =============== drm_test_check_valid_clones  ===============
[12:17:45] [PASSED] not_in_clone_mode
[12:17:45] [PASSED] valid_clone
[12:17:45] [PASSED] invalid_clone
[12:17:45] =========== [PASSED] drm_test_check_valid_clones ===========
[12:17:45] ============= [PASSED] drm_validate_clone_mode =============
[12:17:45] ============= drm_validate_modeset (1 subtest) =============
[12:17:45] [PASSED] drm_test_check_connector_changed_modeset
[12:17:45] ============== [PASSED] drm_validate_modeset ===============
[12:17:45] ====== drm_test_bridge_get_current_state (1 subtest) =======
[12:17:45] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[12:17:45] ======== [PASSED] drm_test_bridge_get_current_state ========
[12:17:45] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[12:17:45] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[12:17:45] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[12:17:45] [PASSED] drm_test_drm_bridge_helper_hdmi_output_bus_fmts
[12:17:45] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[12:17:45] ============== drm_bridge_alloc (2 subtests) ===============
[12:17:45] [PASSED] drm_test_drm_bridge_alloc_basic
[12:17:45] [PASSED] drm_test_drm_bridge_alloc_get_put
[12:17:45] ================ [PASSED] drm_bridge_alloc =================
[12:17:45] ============= drm_bridge_bus_fmt (5 subtests) ==============
[12:17:45] [PASSED] drm_test_bridge_rgb_yuv_rgb
[12:17:45] [PASSED] drm_test_bridge_must_convert_to_yuv444
[12:17:45] [PASSED] drm_test_bridge_hdmi_auto_rgb
[12:17:45] [PASSED] drm_test_bridge_auto_first
[12:17:45] [PASSED] drm_test_bridge_rgb_yuv_no_path
[12:17:45] =============== [PASSED] drm_bridge_bus_fmt ================
[12:17:45] ============= drm_cmdline_parser (40 subtests) =============
[12:17:45] [PASSED] drm_test_cmdline_force_d_only
[12:17:45] [PASSED] drm_test_cmdline_force_D_only_dvi
[12:17:45] [PASSED] drm_test_cmdline_force_D_only_hdmi
[12:17:45] [PASSED] drm_test_cmdline_force_D_only_not_digital
[12:17:45] [PASSED] drm_test_cmdline_force_e_only
[12:17:45] [PASSED] drm_test_cmdline_res
[12:17:45] [PASSED] drm_test_cmdline_res_vesa
[12:17:45] [PASSED] drm_test_cmdline_res_vesa_rblank
[12:17:45] [PASSED] drm_test_cmdline_res_rblank
[12:17:45] [PASSED] drm_test_cmdline_res_bpp
[12:17:45] [PASSED] drm_test_cmdline_res_refresh
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[12:17:45] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[12:17:45] [PASSED] drm_test_cmdline_res_margins_force_on
[12:17:45] [PASSED] drm_test_cmdline_res_vesa_margins
[12:17:45] [PASSED] drm_test_cmdline_name
[12:17:45] [PASSED] drm_test_cmdline_name_bpp
[12:17:45] [PASSED] drm_test_cmdline_name_option
[12:17:45] [PASSED] drm_test_cmdline_name_bpp_option
[12:17:45] [PASSED] drm_test_cmdline_rotate_0
[12:17:45] [PASSED] drm_test_cmdline_rotate_90
[12:17:45] [PASSED] drm_test_cmdline_rotate_180
[12:17:45] [PASSED] drm_test_cmdline_rotate_270
[12:17:45] [PASSED] drm_test_cmdline_hmirror
[12:17:45] [PASSED] drm_test_cmdline_vmirror
[12:17:45] [PASSED] drm_test_cmdline_margin_options
[12:17:45] [PASSED] drm_test_cmdline_multiple_options
[12:17:45] [PASSED] drm_test_cmdline_bpp_extra_and_option
[12:17:45] [PASSED] drm_test_cmdline_extra_and_option
[12:17:45] [PASSED] drm_test_cmdline_freestanding_options
[12:17:45] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[12:17:45] [PASSED] drm_test_cmdline_panel_orientation
[12:17:45] ================ drm_test_cmdline_invalid  =================
[12:17:45] [PASSED] margin_only
[12:17:45] [PASSED] interlace_only
[12:17:45] [PASSED] res_missing_x
[12:17:45] [PASSED] res_missing_y
[12:17:45] [PASSED] res_bad_y
[12:17:45] [PASSED] res_missing_y_bpp
[12:17:45] [PASSED] res_bad_bpp
[12:17:45] [PASSED] res_bad_refresh
[12:17:45] [PASSED] res_bpp_refresh_force_on_off
[12:17:45] [PASSED] res_invalid_mode
[12:17:45] [PASSED] res_bpp_wrong_place_mode
[12:17:45] [PASSED] name_bpp_refresh
[12:17:45] [PASSED] name_refresh
[12:17:45] [PASSED] name_refresh_wrong_mode
[12:17:45] [PASSED] name_refresh_invalid_mode
[12:17:45] [PASSED] rotate_multiple
[12:17:45] [PASSED] rotate_invalid_val
[12:17:45] [PASSED] rotate_truncated
[12:17:45] [PASSED] invalid_option
[12:17:45] [PASSED] invalid_tv_option
[12:17:45] [PASSED] truncated_tv_option
[12:17:45] ============ [PASSED] drm_test_cmdline_invalid =============
[12:17:45] =============== drm_test_cmdline_tv_options  ===============
[12:17:45] [PASSED] NTSC
[12:17:45] [PASSED] NTSC_443
[12:17:45] [PASSED] NTSC_J
[12:17:45] [PASSED] PAL
[12:17:45] [PASSED] PAL_M
[12:17:45] [PASSED] PAL_N
[12:17:45] [PASSED] SECAM
[12:17:45] [PASSED] MONO_525
[12:17:45] [PASSED] MONO_625
[12:17:45] =========== [PASSED] drm_test_cmdline_tv_options ===========
[12:17:45] =============== [PASSED] drm_cmdline_parser ================
[12:17:45] ========== drmm_connector_hdmi_init (20 subtests) ==========
[12:17:45] [PASSED] drm_test_connector_hdmi_init_valid
[12:17:45] [PASSED] drm_test_connector_hdmi_init_bpc_8
[12:17:45] [PASSED] drm_test_connector_hdmi_init_bpc_10
[12:17:45] [PASSED] drm_test_connector_hdmi_init_bpc_12
[12:17:45] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[12:17:45] [PASSED] drm_test_connector_hdmi_init_bpc_null
[12:17:45] [PASSED] drm_test_connector_hdmi_init_formats_empty
[12:17:45] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[12:17:45] === drm_test_connector_hdmi_init_formats_yuv420_allowed  ===
[12:17:45] [PASSED] supported_formats=0x9 yuv420_allowed=1
[12:17:45] [PASSED] supported_formats=0x9 yuv420_allowed=0
[12:17:45] [PASSED] supported_formats=0x5 yuv420_allowed=1
[12:17:45] [PASSED] supported_formats=0x5 yuv420_allowed=0
[12:17:45] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[12:17:45] [PASSED] drm_test_connector_hdmi_init_null_ddc
[12:17:45] [PASSED] drm_test_connector_hdmi_init_null_product
[12:17:45] [PASSED] drm_test_connector_hdmi_init_null_vendor
[12:17:45] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[12:17:45] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[12:17:45] [PASSED] drm_test_connector_hdmi_init_product_valid
[12:17:45] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[12:17:45] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[12:17:45] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[12:17:45] ========= drm_test_connector_hdmi_init_type_valid  =========
[12:17:45] [PASSED] HDMI-A
[12:17:45] [PASSED] HDMI-B
[12:17:45] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[12:17:45] ======== drm_test_connector_hdmi_init_type_invalid  ========
[12:17:45] [PASSED] Unknown
[12:17:45] [PASSED] VGA
[12:17:45] [PASSED] DVI-I
[12:17:45] [PASSED] DVI-D
[12:17:45] [PASSED] DVI-A
[12:17:45] [PASSED] Composite
[12:17:45] [PASSED] SVIDEO
[12:17:45] [PASSED] LVDS
[12:17:45] [PASSED] Component
[12:17:45] [PASSED] DIN
[12:17:45] [PASSED] DP
[12:17:45] [PASSED] TV
[12:17:45] [PASSED] eDP
[12:17:45] [PASSED] Virtual
[12:17:45] [PASSED] DSI
[12:17:45] [PASSED] DPI
[12:17:45] [PASSED] Writeback
[12:17:45] [PASSED] SPI
[12:17:45] [PASSED] USB
[12:17:45] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[12:17:45] ============ [PASSED] drmm_connector_hdmi_init =============
[12:17:45] ============= drmm_connector_init (3 subtests) =============
[12:17:45] [PASSED] drm_test_drmm_connector_init
[12:17:45] [PASSED] drm_test_drmm_connector_init_null_ddc
[12:17:45] ========= drm_test_drmm_connector_init_type_valid  =========
[12:17:45] [PASSED] Unknown
[12:17:45] [PASSED] VGA
[12:17:45] [PASSED] DVI-I
[12:17:45] [PASSED] DVI-D
[12:17:45] [PASSED] DVI-A
[12:17:45] [PASSED] Composite
[12:17:45] [PASSED] SVIDEO
[12:17:45] [PASSED] LVDS
[12:17:45] [PASSED] Component
[12:17:45] [PASSED] DIN
[12:17:45] [PASSED] DP
[12:17:45] [PASSED] HDMI-A
[12:17:45] [PASSED] HDMI-B
[12:17:45] [PASSED] TV
[12:17:45] [PASSED] eDP
[12:17:45] [PASSED] Virtual
[12:17:45] [PASSED] DSI
[12:17:45] [PASSED] DPI
[12:17:45] [PASSED] Writeback
[12:17:45] [PASSED] SPI
[12:17:45] [PASSED] USB
[12:17:45] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[12:17:45] =============== [PASSED] drmm_connector_init ===============
[12:17:45] ========= drm_connector_dynamic_init (6 subtests) ==========
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_init
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_init_properties
[12:17:45] ===== drm_test_drm_connector_dynamic_init_type_valid  ======
[12:17:45] [PASSED] Unknown
[12:17:45] [PASSED] VGA
[12:17:45] [PASSED] DVI-I
[12:17:45] [PASSED] DVI-D
[12:17:45] [PASSED] DVI-A
[12:17:45] [PASSED] Composite
[12:17:45] [PASSED] SVIDEO
[12:17:45] [PASSED] LVDS
[12:17:45] [PASSED] Component
[12:17:45] [PASSED] DIN
[12:17:45] [PASSED] DP
[12:17:45] [PASSED] HDMI-A
[12:17:45] [PASSED] HDMI-B
[12:17:45] [PASSED] TV
[12:17:45] [PASSED] eDP
[12:17:45] [PASSED] Virtual
[12:17:45] [PASSED] DSI
[12:17:45] [PASSED] DPI
[12:17:45] [PASSED] Writeback
[12:17:45] [PASSED] SPI
[12:17:45] [PASSED] USB
[12:17:45] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[12:17:45] ======== drm_test_drm_connector_dynamic_init_name  =========
[12:17:45] [PASSED] Unknown
[12:17:45] [PASSED] VGA
[12:17:45] [PASSED] DVI-I
[12:17:45] [PASSED] DVI-D
[12:17:45] [PASSED] DVI-A
[12:17:45] [PASSED] Composite
[12:17:45] [PASSED] SVIDEO
[12:17:45] [PASSED] LVDS
[12:17:45] [PASSED] Component
[12:17:45] [PASSED] DIN
[12:17:45] [PASSED] DP
[12:17:45] [PASSED] HDMI-A
[12:17:45] [PASSED] HDMI-B
[12:17:45] [PASSED] TV
[12:17:45] [PASSED] eDP
[12:17:45] [PASSED] Virtual
[12:17:45] [PASSED] DSI
[12:17:45] [PASSED] DPI
[12:17:45] [PASSED] Writeback
[12:17:45] [PASSED] SPI
[12:17:45] [PASSED] USB
[12:17:45] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[12:17:45] =========== [PASSED] drm_connector_dynamic_init ============
[12:17:45] ==== drm_connector_dynamic_register_early (4 subtests) =====
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[12:17:45] ====== [PASSED] drm_connector_dynamic_register_early =======
[12:17:45] ======= drm_connector_dynamic_register (7 subtests) ========
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[12:17:45] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[12:17:45] ========= [PASSED] drm_connector_dynamic_register ==========
[12:17:45] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[12:17:45] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[12:17:45] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[12:17:45] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[12:17:45] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[12:17:45] ========== drm_test_get_tv_mode_from_name_valid  ===========
[12:17:45] [PASSED] NTSC
[12:17:45] [PASSED] NTSC-443
[12:17:45] [PASSED] NTSC-J
[12:17:45] [PASSED] PAL
[12:17:45] [PASSED] PAL-M
[12:17:45] [PASSED] PAL-N
[12:17:45] [PASSED] SECAM
[12:17:45] [PASSED] Mono
[12:17:45] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[12:17:45] [PASSED] drm_test_get_tv_mode_from_name_truncated
[12:17:45] ============ [PASSED] drm_get_tv_mode_from_name ============
[12:17:45] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[12:17:45] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[12:17:45] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid  =
[12:17:45] [PASSED] VIC 96
[12:17:45] [PASSED] VIC 97
[12:17:45] [PASSED] VIC 101
[12:17:45] [PASSED] VIC 102
[12:17:45] [PASSED] VIC 106
[12:17:45] [PASSED] VIC 107
[12:17:45] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[12:17:45] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[12:17:45] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[12:17:45] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[12:17:45] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[12:17:45] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[12:17:45] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[12:17:45] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[12:17:45] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name  ====
[12:17:45] [PASSED] Automatic
[12:17:45] [PASSED] Full
[12:17:45] [PASSED] Limited 16:235
[12:17:45] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[12:17:45] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[12:17:45] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[12:17:45] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[12:17:45] === drm_test_drm_hdmi_connector_get_output_format_name  ====
[12:17:45] [PASSED] RGB
[12:17:45] [PASSED] YUV 4:2:0
[12:17:45] [PASSED] YUV 4:2:2
[12:17:45] [PASSED] YUV 4:4:4
[12:17:45] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[12:17:45] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[12:17:45] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[12:17:45] ============= drm_damage_helper (21 subtests) ==============
[12:17:45] [PASSED] drm_test_damage_iter_no_damage
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_src_moved
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_not_visible
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[12:17:45] [PASSED] drm_test_damage_iter_no_damage_no_fb
[12:17:45] [PASSED] drm_test_damage_iter_simple_damage
[12:17:45] [PASSED] drm_test_damage_iter_single_damage
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_outside_src
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_src_moved
[12:17:45] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[12:17:45] [PASSED] drm_test_damage_iter_damage
[12:17:45] [PASSED] drm_test_damage_iter_damage_one_intersect
[12:17:45] [PASSED] drm_test_damage_iter_damage_one_outside
[12:17:45] [PASSED] drm_test_damage_iter_damage_src_moved
[12:17:45] [PASSED] drm_test_damage_iter_damage_not_visible
[12:17:45] ================ [PASSED] drm_damage_helper ================
[12:17:45] ============== drm_dp_mst_helper (3 subtests) ==============
[12:17:45] ============== drm_test_dp_mst_calc_pbn_mode  ==============
[12:17:45] [PASSED] Clock 154000 BPP 30 DSC disabled
[12:17:45] [PASSED] Clock 234000 BPP 30 DSC disabled
[12:17:45] [PASSED] Clock 297000 BPP 24 DSC disabled
[12:17:45] [PASSED] Clock 332880 BPP 24 DSC enabled
[12:17:45] [PASSED] Clock 324540 BPP 24 DSC enabled
[12:17:45] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[12:17:45] ============== drm_test_dp_mst_calc_pbn_div  ===============
[12:17:45] [PASSED] Link rate 2000000 lane count 4
[12:17:45] [PASSED] Link rate 2000000 lane count 2
[12:17:45] [PASSED] Link rate 2000000 lane count 1
[12:17:45] [PASSED] Link rate 1350000 lane count 4
[12:17:45] [PASSED] Link rate 1350000 lane count 2
[12:17:45] [PASSED] Link rate 1350000 lane count 1
[12:17:45] [PASSED] Link rate 1000000 lane count 4
[12:17:45] [PASSED] Link rate 1000000 lane count 2
[12:17:45] [PASSED] Link rate 1000000 lane count 1
[12:17:45] [PASSED] Link rate 810000 lane count 4
[12:17:45] [PASSED] Link rate 810000 lane count 2
[12:17:45] [PASSED] Link rate 810000 lane count 1
[12:17:45] [PASSED] Link rate 540000 lane count 4
[12:17:45] [PASSED] Link rate 540000 lane count 2
[12:17:45] [PASSED] Link rate 540000 lane count 1
[12:17:45] [PASSED] Link rate 270000 lane count 4
[12:17:45] [PASSED] Link rate 270000 lane count 2
[12:17:45] [PASSED] Link rate 270000 lane count 1
[12:17:45] [PASSED] Link rate 162000 lane count 4
[12:17:45] [PASSED] Link rate 162000 lane count 2
[12:17:45] [PASSED] Link rate 162000 lane count 1
[12:17:45] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[12:17:45] ========= drm_test_dp_mst_sideband_msg_req_decode  =========
[12:17:45] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[12:17:45] [PASSED] DP_POWER_UP_PHY with port number
[12:17:45] [PASSED] DP_POWER_DOWN_PHY with port number
[12:17:45] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[12:17:45] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[12:17:45] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[12:17:45] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[12:17:45] [PASSED] DP_QUERY_PAYLOAD with port number
[12:17:45] [PASSED] DP_QUERY_PAYLOAD with VCPI
[12:17:45] [PASSED] DP_REMOTE_DPCD_READ with port number
[12:17:45] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[12:17:45] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[12:17:45] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[12:17:45] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[12:17:45] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[12:17:45] [PASSED] DP_REMOTE_I2C_READ with port number
[12:17:45] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[12:17:45] [PASSED] DP_REMOTE_I2C_READ with transactions array
[12:17:45] [PASSED] DP_REMOTE_I2C_WRITE with port number
[12:17:45] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[12:17:45] [PASSED] DP_REMOTE_I2C_WRITE with data array
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[12:17:45] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[12:17:45] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[12:17:45] ================ [PASSED] drm_dp_mst_helper ================
[12:17:45] ================== drm_exec (7 subtests) ===================
[12:17:45] [PASSED] sanitycheck
[12:17:45] [PASSED] test_lock
[12:17:45] [PASSED] test_lock_unlock
[12:17:45] [PASSED] test_duplicates
[12:17:45] [PASSED] test_prepare
[12:17:45] [PASSED] test_prepare_array
[12:17:45] [PASSED] test_multiple_loops
[12:17:45] ==================== [PASSED] drm_exec =====================
[12:17:45] =========== drm_format_helper_test (17 subtests) ===========
[12:17:45] ============== drm_test_fb_xrgb8888_to_gray8  ==============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[12:17:45] ============= drm_test_fb_xrgb8888_to_rgb332  ==============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[12:17:45] ============= drm_test_fb_xrgb8888_to_rgb565  ==============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[12:17:45] ============ drm_test_fb_xrgb8888_to_xrgb1555  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[12:17:45] ============ drm_test_fb_xrgb8888_to_argb1555  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[12:17:45] ============ drm_test_fb_xrgb8888_to_rgba5551  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[12:17:45] ============= drm_test_fb_xrgb8888_to_rgb888  ==============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[12:17:45] ============= drm_test_fb_xrgb8888_to_bgr888  ==============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[12:17:45] ============ drm_test_fb_xrgb8888_to_argb8888  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[12:17:45] =========== drm_test_fb_xrgb8888_to_xrgb2101010  ===========
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[12:17:45] =========== drm_test_fb_xrgb8888_to_argb2101010  ===========
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[12:17:45] ============== drm_test_fb_xrgb8888_to_mono  ===============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[12:17:45] ==================== drm_test_fb_swab  =====================
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ================ [PASSED] drm_test_fb_swab =================
[12:17:45] ============ drm_test_fb_xrgb8888_to_xbgr8888  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[12:17:45] ============ drm_test_fb_xrgb8888_to_abgr8888  =============
[12:17:45] [PASSED] single_pixel_source_buffer
[12:17:45] [PASSED] single_pixel_clip_rectangle
[12:17:45] [PASSED] well_known_colors
[12:17:45] [PASSED] destination_pitch
[12:17:45] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[12:17:45] ================= drm_test_fb_clip_offset  =================
[12:17:45] [PASSED] pass through
[12:17:45] [PASSED] horizontal offset
[12:17:45] [PASSED] vertical offset
[12:17:45] [PASSED] horizontal and vertical offset
[12:17:45] [PASSED] horizontal offset (custom pitch)
[12:17:45] [PASSED] vertical offset (custom pitch)
[12:17:45] [PASSED] horizontal and vertical offset (custom pitch)
[12:17:45] ============= [PASSED] drm_test_fb_clip_offset =============
[12:17:45] =================== drm_test_fb_memcpy  ====================
[12:17:45] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[12:17:45] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[12:17:45] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[12:17:45] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[12:17:45] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[12:17:45] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[12:17:45] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[12:17:45] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[12:17:45] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[12:17:45] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[12:17:45] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[12:17:45] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[12:17:45] =============== [PASSED] drm_test_fb_memcpy ================
[12:17:45] ============= [PASSED] drm_format_helper_test ==============
[12:17:45] ================= drm_format (18 subtests) =================
[12:17:45] [PASSED] drm_test_format_block_width_invalid
[12:17:45] [PASSED] drm_test_format_block_width_one_plane
[12:17:45] [PASSED] drm_test_format_block_width_two_plane
[12:17:45] [PASSED] drm_test_format_block_width_three_plane
[12:17:45] [PASSED] drm_test_format_block_width_tiled
[12:17:45] [PASSED] drm_test_format_block_height_invalid
[12:17:45] [PASSED] drm_test_format_block_height_one_plane
[12:17:45] [PASSED] drm_test_format_block_height_two_plane
[12:17:45] [PASSED] drm_test_format_block_height_three_plane
[12:17:45] [PASSED] drm_test_format_block_height_tiled
[12:17:45] [PASSED] drm_test_format_min_pitch_invalid
[12:17:45] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[12:17:45] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[12:17:45] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[12:17:45] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[12:17:45] [PASSED] drm_test_format_min_pitch_two_plane
[12:17:45] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[12:17:45] [PASSED] drm_test_format_min_pitch_tiled
[12:17:45] =================== [PASSED] drm_format ====================
[12:17:45] ============== drm_framebuffer (10 subtests) ===============
[12:17:45] ========== drm_test_framebuffer_check_src_coords  ==========
[12:17:45] [PASSED] Success: source fits into fb
[12:17:45] [PASSED] Fail: overflowing fb with x-axis coordinate
[12:17:45] [PASSED] Fail: overflowing fb with y-axis coordinate
[12:17:45] [PASSED] Fail: overflowing fb with source width
[12:17:45] [PASSED] Fail: overflowing fb with source height
[12:17:45] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[12:17:45] [PASSED] drm_test_framebuffer_cleanup
[12:17:45] =============== drm_test_framebuffer_create  ===============
[12:17:45] [PASSED] ABGR8888 normal sizes
[12:17:45] [PASSED] ABGR8888 max sizes
[12:17:45] [PASSED] ABGR8888 pitch greater than min required
[12:17:45] [PASSED] ABGR8888 pitch less than min required
[12:17:45] [PASSED] ABGR8888 Invalid width
[12:17:45] [PASSED] ABGR8888 Invalid buffer handle
[12:17:45] [PASSED] No pixel format
[12:17:45] [PASSED] ABGR8888 Width 0
[12:17:45] [PASSED] ABGR8888 Height 0
[12:17:45] [PASSED] ABGR8888 Out of bound height * pitch combination
[12:17:45] [PASSED] ABGR8888 Large buffer offset
[12:17:45] [PASSED] ABGR8888 Buffer offset for inexistent plane
[12:17:45] [PASSED] ABGR8888 Invalid flag
[12:17:45] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[12:17:45] [PASSED] ABGR8888 Valid buffer modifier
[12:17:45] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[12:17:45] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] NV12 Normal sizes
[12:17:45] [PASSED] NV12 Max sizes
[12:17:45] [PASSED] NV12 Invalid pitch
[12:17:45] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[12:17:45] [PASSED] NV12 different  modifier per-plane
[12:17:45] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[12:17:45] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] NV12 Modifier for inexistent plane
[12:17:45] [PASSED] NV12 Handle for inexistent plane
[12:17:45] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[12:17:45] [PASSED] YVU420 Normal sizes
[12:17:45] [PASSED] YVU420 Max sizes
[12:17:45] [PASSED] YVU420 Invalid pitch
[12:17:45] [PASSED] YVU420 Different pitches
[12:17:45] [PASSED] YVU420 Different buffer offsets/pitches
[12:17:45] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[12:17:45] [PASSED] YVU420 Valid modifier
[12:17:45] [PASSED] YVU420 Different modifiers per plane
[12:17:45] [PASSED] YVU420 Modifier for inexistent plane
[12:17:45] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[12:17:45] [PASSED] X0L2 Normal sizes
[12:17:45] [PASSED] X0L2 Max sizes
[12:17:45] [PASSED] X0L2 Invalid pitch
[12:17:45] [PASSED] X0L2 Pitch greater than minimum required
[12:17:45] [PASSED] X0L2 Handle for inexistent plane
[12:17:45] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[12:17:45] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[12:17:45] [PASSED] X0L2 Valid modifier
[12:17:45] [PASSED] X0L2 Modifier for inexistent plane
[12:17:45] =========== [PASSED] drm_test_framebuffer_create ===========
[12:17:45] [PASSED] drm_test_framebuffer_free
[12:17:45] [PASSED] drm_test_framebuffer_init
[12:17:45] [PASSED] drm_test_framebuffer_init_bad_format
[12:17:45] [PASSED] drm_test_framebuffer_init_dev_mismatch
[12:17:45] [PASSED] drm_test_framebuffer_lookup
[12:17:45] [PASSED] drm_test_framebuffer_lookup_inexistent
[12:17:45] [PASSED] drm_test_framebuffer_modifiers_not_supported
[12:17:45] ================= [PASSED] drm_framebuffer =================
[12:17:45] ================ drm_gem_shmem (8 subtests) ================
[12:17:45] [PASSED] drm_gem_shmem_test_obj_create
[12:17:45] [PASSED] drm_gem_shmem_test_obj_create_private
[12:17:45] [PASSED] drm_gem_shmem_test_pin_pages
[12:17:45] [PASSED] drm_gem_shmem_test_vmap
[12:17:45] [PASSED] drm_gem_shmem_test_get_sg_table
[12:17:45] [PASSED] drm_gem_shmem_test_get_pages_sgt
[12:17:45] [PASSED] drm_gem_shmem_test_madvise
[12:17:45] [PASSED] drm_gem_shmem_test_purge
[12:17:45] ================== [PASSED] drm_gem_shmem ==================
[12:17:45] === drm_atomic_helper_connector_hdmi_check (29 subtests) ===
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[12:17:45] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420  =======
[12:17:45] [PASSED] Automatic
[12:17:45] [PASSED] Full
[12:17:45] [PASSED] Limited 16:235
[12:17:45] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[12:17:45] [PASSED] drm_test_check_disable_connector
[12:17:45] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[12:17:45] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[12:17:45] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[12:17:45] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[12:17:45] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[12:17:45] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[12:17:45] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[12:17:45] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[12:17:45] [PASSED] drm_test_check_output_bpc_dvi
[12:17:45] [PASSED] drm_test_check_output_bpc_format_vic_1
[12:17:45] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[12:17:45] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[12:17:45] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[12:17:45] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[12:17:45] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[12:17:45] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[12:17:45] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[12:17:45] ============ drm_test_check_hdmi_color_format  =============
[12:17:45] [PASSED] AUTO -> RGB
[12:17:45] [PASSED] YCBCR422 -> YUV422
[12:17:45] [PASSED] YCBCR420 -> YUV420
[12:17:45] [PASSED] YCBCR444 -> YUV444
[12:17:45] [PASSED] RGB -> RGB
[12:17:45] ======== [PASSED] drm_test_check_hdmi_color_format =========
[12:17:45] ======== drm_test_check_hdmi_color_format_420_only  ========
[12:17:45] [PASSED] RGB should fail
[12:17:45] [PASSED] YUV444 should fail
[12:17:45] [PASSED] YUV422 should fail
[12:17:45] [PASSED] YUV420 should work
[12:17:45] ==== [PASSED] drm_test_check_hdmi_color_format_420_only ====
[12:17:45] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[12:17:45] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[12:17:45] [PASSED] drm_test_check_broadcast_rgb_value
[12:17:45] [PASSED] drm_test_check_bpc_8_value
[12:17:45] [PASSED] drm_test_check_bpc_10_value
[12:17:45] [PASSED] drm_test_check_bpc_12_value
[12:17:45] [PASSED] drm_test_check_format_value
[12:17:45] [PASSED] drm_test_check_tmds_char_value
[12:17:45] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[12:17:45] = drm_atomic_helper_connector_hdmi_mode_valid (7 subtests) =
[12:17:45] [PASSED] drm_test_check_mode_valid
[12:17:45] [PASSED] drm_test_check_mode_valid_reject
[12:17:45] [PASSED] drm_test_check_mode_valid_reject_rate
[12:17:45] [PASSED] drm_test_check_mode_valid_reject_max_clock
[12:17:45] [PASSED] drm_test_check_mode_valid_yuv420_only_max_clock
[12:17:45] [PASSED] drm_test_check_mode_valid_reject_yuv420_only_connector
[12:17:45] [PASSED] drm_test_check_mode_valid_accept_yuv420_also_connector_rgb
[12:17:45] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[12:17:45] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[12:17:45] [PASSED] drm_test_check_infoframes
[12:17:45] [PASSED] drm_test_check_reject_avi_infoframe
[12:17:45] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[12:17:45] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[12:17:45] [PASSED] drm_test_check_reject_audio_infoframe
[12:17:45] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[12:17:45] ================= drm_managed (2 subtests) =================
[12:17:45] [PASSED] drm_test_managed_release_action
[12:17:45] [PASSED] drm_test_managed_run_action
[12:17:45] =================== [PASSED] drm_managed ===================
[12:17:45] =================== drm_mm (6 subtests) ====================
[12:17:45] [PASSED] drm_test_mm_init
[12:17:45] [PASSED] drm_test_mm_debug
[12:17:45] [PASSED] drm_test_mm_align32
[12:17:45] [PASSED] drm_test_mm_align64
[12:17:45] [PASSED] drm_test_mm_lowest
[12:17:45] [PASSED] drm_test_mm_highest
[12:17:45] ===================== [PASSED] drm_mm ======================
[12:17:45] ============= drm_modes_analog_tv (5 subtests) =============
[12:17:45] [PASSED] drm_test_modes_analog_tv_mono_576i
[12:17:45] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[12:17:45] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[12:17:45] [PASSED] drm_test_modes_analog_tv_pal_576i
[12:17:45] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[12:17:45] =============== [PASSED] drm_modes_analog_tv ===============
[12:17:45] ============== drm_plane_helper (2 subtests) ===============
[12:17:45] =============== drm_test_check_plane_state  ================
[12:17:45] [PASSED] clipping_simple
[12:17:45] [PASSED] clipping_rotate_reflect
[12:17:45] [PASSED] positioning_simple
[12:17:45] [PASSED] upscaling
[12:17:45] [PASSED] downscaling
[12:17:45] [PASSED] rounding1
[12:17:45] [PASSED] rounding2
[12:17:45] [PASSED] rounding3
[12:17:45] [PASSED] rounding4
[12:17:45] =========== [PASSED] drm_test_check_plane_state ============
[12:17:45] =========== drm_test_check_invalid_plane_state  ============
[12:17:45] [PASSED] positioning_invalid
[12:17:45] [PASSED] upscaling_invalid
[12:17:45] [PASSED] downscaling_invalid
[12:17:45] ======= [PASSED] drm_test_check_invalid_plane_state ========
[12:17:45] ================ [PASSED] drm_plane_helper =================
[12:17:45] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[12:17:45] ====== drm_test_connector_helper_tv_get_modes_check  =======
[12:17:45] [PASSED] None
[12:17:45] [PASSED] PAL
[12:17:45] [PASSED] NTSC
[12:17:45] [PASSED] Both, NTSC Default
[12:17:45] [PASSED] Both, PAL Default
[12:17:45] [PASSED] Both, NTSC Default, with PAL on command-line
[12:17:45] [PASSED] Both, PAL Default, with NTSC on command-line
[12:17:45] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[12:17:45] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[12:17:45] ================== drm_rect (9 subtests) ===================
[12:17:45] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[12:17:45] [PASSED] drm_test_rect_clip_scaled_not_clipped
[12:17:45] [PASSED] drm_test_rect_clip_scaled_clipped
[12:17:45] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[12:17:45] ================= drm_test_rect_intersect  =================
[12:17:45] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[12:17:45] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[12:17:45] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[12:17:45] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[12:17:45] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[12:17:45] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[12:17:45] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[12:17:45] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[12:17:45] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[12:17:45] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[12:17:45] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[12:17:45] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[12:17:45] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[12:17:45] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[12:17:45] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[12:17:45] ============= [PASSED] drm_test_rect_intersect =============
[12:17:45] ================ drm_test_rect_calc_hscale  ================
[12:17:45] [PASSED] normal use
[12:17:45] [PASSED] out of max range
[12:17:45] [PASSED] out of min range
[12:17:45] [PASSED] zero dst
[12:17:45] [PASSED] negative src
[12:17:45] [PASSED] negative dst
[12:17:45] ============ [PASSED] drm_test_rect_calc_hscale ============
[12:17:45] ================ drm_test_rect_calc_vscale  ================
[12:17:45] [PASSED] normal use
[12:17:45] [PASSED] out of max range
[12:17:45] [PASSED] out of min range
[12:17:45] [PASSED] zero dst
[12:17:45] [PASSED] negative src
[12:17:45] [PASSED] negative dst
[12:17:45] ============ [PASSED] drm_test_rect_calc_vscale ============
[12:17:45] ================== drm_test_rect_rotate  ===================
[12:17:45] [PASSED] reflect-x
[12:17:45] [PASSED] reflect-y
[12:17:45] [PASSED] rotate-0
[12:17:45] [PASSED] rotate-90
[12:17:45] [PASSED] rotate-180
[12:17:45] [PASSED] rotate-270
[12:17:45] ============== [PASSED] drm_test_rect_rotate ===============
[12:17:45] ================ drm_test_rect_rotate_inv  =================
[12:17:45] [PASSED] reflect-x
[12:17:45] [PASSED] reflect-y
[12:17:45] [PASSED] rotate-0
[12:17:45] [PASSED] rotate-90
[12:17:45] [PASSED] rotate-180
[12:17:45] [PASSED] rotate-270
[12:17:45] ============ [PASSED] drm_test_rect_rotate_inv =============
[12:17:45] ==================== [PASSED] drm_rect =====================
[12:17:45] ============ drm_sysfb_modeset_test (1 subtest) ============
[12:17:45] ============ drm_test_sysfb_build_fourcc_list  =============
[12:17:45] [PASSED] no native formats
[12:17:45] [PASSED] XRGB8888 as native format
[12:17:45] [PASSED] remove duplicates
[12:17:45] [PASSED] convert alpha formats
[12:17:45] [PASSED] random formats
[12:17:45] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[12:17:45] ============= [PASSED] drm_sysfb_modeset_test ==============
[12:17:45] ================== drm_fixp (2 subtests) ===================
[12:17:45] [PASSED] drm_test_int2fixp
[12:17:45] [PASSED] drm_test_sm2fixp
[12:17:45] ==================== [PASSED] drm_fixp =====================
[12:17:45] ============================================================
[12:17:45] Testing complete. Ran 641 tests: passed: 641
[12:17:45] Elapsed time: 26.792s total, 1.826s configuring, 24.796s building, 0.148s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig [12:17:46] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:

$ make ARCH=um O=.kunit olddefconfig
[12:17:47] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[12:17:58] Starting KUnit Kernel (1/1)...
[12:17:58] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[12:17:58] ============= refcount_interrupt (4 subtests) ==============
[12:17:58] [PASSED] test_single_irq_change
[12:17:58] [PASSED] test_nested_irq_change
[12:17:58] [PASSED] test_multiple_irq_change
[12:17:58] [PASSED] test_irq_save
[12:17:58] =============== [PASSED] refcount_interrupt ================
[12:17:58] ================= ttm_device (5 subtests) ==================
[12:17:58] [PASSED] ttm_device_init_basic
[12:17:58] [PASSED] ttm_device_init_multiple
[12:17:58] [PASSED] ttm_device_fini_basic
[12:17:58] [PASSED] ttm_device_init_no_vma_man
[12:17:58] ================== ttm_device_init_pools  ==================
[12:17:58] [PASSED] No DMA allocations, no DMA32 required
[12:17:58] [PASSED] DMA allocations, DMA32 required
[12:17:58] [PASSED] No DMA allocations, DMA32 required
[12:17:58] [PASSED] DMA allocations, no DMA32 required
[12:17:58] ============== [PASSED] ttm_device_init_pools ==============
[12:17:58] =================== [PASSED] ttm_device ====================
[12:17:58] ================== ttm_pool (8 subtests) ===================
[12:17:58] ================== ttm_pool_alloc_basic  ===================
[12:17:58] [PASSED] One page
[12:17:58] [PASSED] More than one page
[12:17:58] [PASSED] Above the allocation limit
[12:17:58] [PASSED] One page, with coherent DMA mappings enabled
[12:17:58] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[12:17:58] ============== [PASSED] ttm_pool_alloc_basic ===============
[12:17:58] ============== ttm_pool_alloc_basic_dma_addr  ==============
[12:17:58] [PASSED] One page
[12:17:58] [PASSED] More than one page
[12:17:58] [PASSED] Above the allocation limit
[12:17:58] [PASSED] One page, with coherent DMA mappings enabled
[12:17:58] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[12:17:58] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[12:17:58] [PASSED] ttm_pool_alloc_order_caching_match
[12:17:58] [PASSED] ttm_pool_alloc_caching_mismatch
[12:17:58] [PASSED] ttm_pool_alloc_order_mismatch
[12:17:58] [PASSED] ttm_pool_free_dma_alloc
[12:17:58] [PASSED] ttm_pool_free_no_dma_alloc
[12:17:58] [PASSED] ttm_pool_fini_basic
[12:17:58] ==================== [PASSED] ttm_pool =====================
[12:17:58] ================ ttm_resource (8 subtests) =================
[12:17:58] ================= ttm_resource_init_basic  =================
[12:17:58] [PASSED] Init resource in TTM_PL_SYSTEM
[12:17:58] [PASSED] Init resource in TTM_PL_VRAM
[12:17:58] [PASSED] Init resource in a private placement
[12:17:58] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[12:17:58] ============= [PASSED] ttm_resource_init_basic =============
[12:17:58] [PASSED] ttm_resource_init_pinned
[12:17:58] [PASSED] ttm_resource_fini_basic
[12:17:58] [PASSED] ttm_resource_manager_init_basic
[12:17:58] [PASSED] ttm_resource_manager_usage_basic
[12:17:58] [PASSED] ttm_resource_manager_set_used_basic
[12:17:58] [PASSED] ttm_sys_man_alloc_basic
[12:17:58] [PASSED] ttm_sys_man_free_basic
[12:17:58] ================== [PASSED] ttm_resource ===================
[12:17:58] =================== ttm_tt (15 subtests) ===================
[12:17:58] ==================== ttm_tt_init_basic  ====================
[12:17:58] [PASSED] Page-aligned size
[12:17:58] [PASSED] Extra pages requested
[12:17:58] ================ [PASSED] ttm_tt_init_basic ================
[12:17:58] [PASSED] ttm_tt_init_misaligned
[12:17:58] [PASSED] ttm_tt_fini_basic
[12:17:58] [PASSED] ttm_tt_fini_sg
[12:17:58] [PASSED] ttm_tt_fini_shmem
[12:17:58] [PASSED] ttm_tt_create_basic
[12:17:58] [PASSED] ttm_tt_create_invalid_bo_type
[12:17:58] [PASSED] ttm_tt_create_ttm_exists
[12:17:58] [PASSED] ttm_tt_create_failed
[12:17:58] [PASSED] ttm_tt_destroy_basic
[12:17:58] [PASSED] ttm_tt_populate_null_ttm
[12:17:58] [PASSED] ttm_tt_populate_populated_ttm
[12:17:58] [PASSED] ttm_tt_unpopulate_basic
[12:17:58] [PASSED] ttm_tt_unpopulate_empty_ttm
[12:17:58] [PASSED] ttm_tt_swapin_basic
[12:17:58] ===================== [PASSED] ttm_tt ======================
[12:17:58] =================== ttm_bo (14 subtests) ===================
[12:17:58] =========== ttm_bo_reserve_optimistic_no_ticket  ===========
[12:17:58] [PASSED] Cannot be interrupted and sleeps
[12:17:58] [PASSED] Cannot be interrupted, locks straight away
[12:17:58] [PASSED] Can be interrupted, sleeps
[12:17:58] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[12:17:58] [PASSED] ttm_bo_reserve_locked_no_sleep
[12:17:58] [PASSED] ttm_bo_reserve_no_wait_ticket
[12:17:58] [PASSED] ttm_bo_reserve_double_resv
[12:17:58] [PASSED] ttm_bo_reserve_interrupted
[12:17:58] [PASSED] ttm_bo_reserve_deadlock
[12:17:58] [PASSED] ttm_bo_unreserve_basic
[12:17:58] [PASSED] ttm_bo_unreserve_pinned
[12:17:58] [PASSED] ttm_bo_unreserve_bulk
[12:17:58] [PASSED] ttm_bo_fini_basic
[12:17:58] [PASSED] ttm_bo_fini_shared_resv
[12:17:58] [PASSED] ttm_bo_pin_basic
[12:17:58] [PASSED] ttm_bo_pin_unpin_resource
[12:17:58] [PASSED] ttm_bo_multiple_pin_one_unpin
[12:17:58] ===================== [PASSED] ttm_bo ======================
[12:17:58] ============== ttm_bo_validate (22 subtests) ===============
[12:17:58] ============== ttm_bo_init_reserved_sys_man  ===============
[12:17:58] [PASSED] Buffer object for userspace
[12:17:58] [PASSED] Kernel buffer object
[12:17:58] [PASSED] Shared buffer object
[12:17:58] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[12:17:58] ============== ttm_bo_init_reserved_mock_man  ==============
[12:17:58] [PASSED] Buffer object for userspace
[12:17:58] [PASSED] Kernel buffer object
[12:17:58] [PASSED] Shared buffer object
[12:17:58] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[12:17:58] [PASSED] ttm_bo_init_reserved_resv
[12:17:58] ================== ttm_bo_validate_basic  ==================
[12:17:58] [PASSED] Buffer object for userspace
[12:17:58] [PASSED] Kernel buffer object
[12:17:58] [PASSED] Shared buffer object
[12:17:58] ============== [PASSED] ttm_bo_validate_basic ==============
[12:17:58] [PASSED] ttm_bo_validate_invalid_placement
[12:17:58] ============= ttm_bo_validate_same_placement  ==============
[12:17:58] [PASSED] System manager
[12:17:58] [PASSED] VRAM manager
[12:17:58] ========= [PASSED] ttm_bo_validate_same_placement ==========
[12:17:58] [PASSED] ttm_bo_validate_failed_alloc
[12:17:58] [PASSED] ttm_bo_validate_pinned
[12:17:58] [PASSED] ttm_bo_validate_busy_placement
[12:17:58] ================ ttm_bo_validate_multihop  =================
[12:17:58] [PASSED] Buffer object for userspace
[12:17:58] [PASSED] Kernel buffer object
[12:17:58] [PASSED] Shared buffer object
[12:17:58] ============ [PASSED] ttm_bo_validate_multihop =============
[12:17:58] ========== ttm_bo_validate_no_placement_signaled  ==========
[12:17:58] [PASSED] Buffer object in system domain, no page vector
[12:17:58] [PASSED] Buffer object in system domain with an existing page vector
[12:17:58] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[12:17:58] ======== ttm_bo_validate_no_placement_not_signaled  ========
[12:17:58] [PASSED] Buffer object for userspace
[12:17:58] [PASSED] Kernel buffer object
[12:17:58] [PASSED] Shared buffer object
[12:17:58] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[12:17:58] [PASSED] ttm_bo_validate_move_fence_signaled
[12:17:58] ========= ttm_bo_validate_move_fence_not_signaled  =========
[12:17:58] [PASSED] Waits for GPU
[12:17:58] [PASSED] Tries to lock straight away
[12:17:58] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[12:17:58] [PASSED] ttm_bo_validate_swapout
[12:17:58] [PASSED] ttm_bo_validate_happy_evict
[12:17:58] [PASSED] ttm_bo_validate_all_pinned_evict
[12:17:58] [PASSED] ttm_bo_validate_allowed_only_evict
[12:17:58] [PASSED] ttm_bo_validate_deleted_evict
[12:17:58] [PASSED] ttm_bo_validate_busy_domain_evict
[12:17:58] [PASSED] ttm_bo_validate_evict_gutting
[12:17:58] [PASSED] ttm_bo_validate_recrusive_evict
[12:17:58] ================= [PASSED] ttm_bo_validate =================
[12:17:58] ============================================================
[12:17:58] Testing complete. Ran 106 tests: passed: 106
[12:17:58] Elapsed time: 12.146s total, 1.829s configuring, 10.103s building, 0.182s running

+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/dma-buf/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/dma-buf/.kunitconfig [12:17:58] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:

$ make ARCH=um O=.kunit olddefconfig
[12:18:00] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[12:18:08] Starting KUnit Kernel (1/1)...
[12:18:08] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[12:18:09] ============= refcount_interrupt (4 subtests) ==============
[12:18:09] [PASSED] test_single_irq_change
[12:18:09] [PASSED] test_nested_irq_change
[12:18:09] [PASSED] test_multiple_irq_change
[12:18:09] [PASSED] test_irq_save
[12:18:09] =============== [PASSED] refcount_interrupt ================
[12:18:09] =============== dma-buf-fence (12 subtests) ================
[12:18:09] [PASSED] test_sanitycheck
[12:18:09] [PASSED] test_signaling
[12:18:09] [PASSED] test_add_callback
[12:18:09] [PASSED] test_late_add_callback
[12:18:09] [PASSED] test_rm_callback
[12:18:09] [PASSED] test_late_rm_callback
[12:18:09] [PASSED] test_status
[12:18:09] [PASSED] test_error
[12:18:09] [PASSED] test_wait
[12:18:09] [PASSED] test_wait_timeout
[12:18:09] [PASSED] test_stub
[12:18:09] [SKIPPED] test_race_signal_callback (requires at least 2 CPUs)
[12:18:09] ================== [PASSED] dma-buf-fence ==================
[12:18:09] ============ dma-buf-fence-chain (11 subtests) =============
[12:18:09] [PASSED] test_sanitycheck
[12:18:09] [PASSED] test_find_seqno
[12:18:09] [PASSED] test_find_signaled
[12:18:09] [PASSED] test_find_out_of_order
[12:18:14] [PASSED] test_find_gap
[12:18:14] [PASSED] test_find_race
[12:18:14] [PASSED] test_signal_forward
[12:18:14] [PASSED] test_signal_backward
[12:18:14] [PASSED] test_wait_forward
[12:18:14] [PASSED] test_wait_backward
[12:18:14] [PASSED] test_wait_random
[12:18:14] =============== [PASSED] dma-buf-fence-chain ===============
[12:18:14] ============ dma-buf-fence-unwrap (10 subtests) ============
[12:18:14] [PASSED] test_sanitycheck
[12:18:14] [PASSED] test_unwrap_array
[12:18:14] [PASSED] test_unwrap_chain
[12:18:14] [PASSED] test_unwrap_chain_array
[12:18:14] [PASSED] test_unwrap_merge
[12:18:14] [PASSED] test_unwrap_merge_duplicate
[12:18:14] [PASSED] test_unwrap_merge_seqno
[12:18:14] [PASSED] test_unwrap_merge_order
[12:18:14] [PASSED] test_unwrap_merge_complex
[12:18:14] [PASSED] test_unwrap_merge_complex_seqno
[12:18:14] ============== [PASSED] dma-buf-fence-unwrap ===============
[12:18:14] ================ dma-buf-resv (5 subtests) =================
[12:18:14] [PASSED] test_sanitycheck
[12:18:14] ===================== test_signaling  ======================
[12:18:14] [PASSED] kernel
[12:18:14] [PASSED] write
[12:18:14] [PASSED] read
[12:18:14] [PASSED] bookkeep
[12:18:14] ================= [PASSED] test_signaling ==================
[12:18:14] ====================== test_for_each  ======================
[12:18:14] [PASSED] kernel
[12:18:14] [PASSED] write
[12:18:14] [PASSED] read
[12:18:14] [PASSED] bookkeep
[12:18:14] ================== [PASSED] test_for_each ==================
[12:18:14] ================= test_for_each_unlocked  ==================
[12:18:14] [PASSED] kernel
[12:18:14] [PASSED] write
[12:18:14] [PASSED] read
[12:18:14] [PASSED] bookkeep
[12:18:14] ============= [PASSED] test_for_each_unlocked ==============
[12:18:14] ===================== test_get_fences  =====================
[12:18:14] [PASSED] kernel
[12:18:14] [PASSED] write
[12:18:14] [PASSED] read
[12:18:14] [PASSED] bookkeep
[12:18:14] ================= [PASSED] test_get_fences =================
[12:18:14] ================== [PASSED] dma-buf-resv ===================
[12:18:14] ============================================================
[12:18:14] Testing complete. Ran 54 tests: passed: 53, skipped: 1
[12:18:14] Elapsed time: 15.930s total, 1.775s configuring, 8.833s building, 5.276s running

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel

CI
#2 lore raw

✓ Xe.CI.BAT: success for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

In reply to Fred Gao
== Series Details ==

== Series Details ==

Series: drm/i915/panel: Only consider seamless DRRS modes as the highest mode
URL : https://patchwork.freedesktop.org/series/174023/
State : success

== Summary ==

CI Bug Log - changes from xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6_BAT -> xe-pw-174023v1_BAT
====================================================

Summary
-------

**SUCCESS**

No regressions found.

Participating hosts (15 -> 14)
------------------------------

Missing (1): bat-bmg-2

Known issues
------------

Here are the changes found in xe-pw-174023v1_BAT that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@core_hotunplug@unbind-rebind:
- bat-nvls-1: [PASS][1] -> [DMESG-WARN][2] ([Intel XE#8762] / [Intel XE#9069])
[1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/bat-nvls-1/igt@[email protected]
[2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/bat-nvls-1/igt@[email protected]

#### Possible fixes ####

* igt@xe_waitfence@reltime:
- bat-ptl-2: [FAIL][3] ([Intel XE#9115]) -> [PASS][4]
[3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/bat-ptl-2/igt@[email protected]
[4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/bat-ptl-2/igt@[email protected]

[Intel XE#8762]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8762
[Intel XE#9069]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9069
[Intel XE#9115]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9115

Build changes
-------------

* Linux: xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6 -> xe-pw-174023v1

IGT_9093: 932327f15c92ecb52266ced8c0fbe72931a75880 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6: a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6
xe-pw-174023v1: 174023v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/index.html

CI
#3 lore raw

✓ Xe.CI.FULL: success for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

In reply to Fred Gao
== Series Details ==

== Series Details ==

Series: drm/i915/panel: Only consider seamless DRRS modes as the highest mode
URL : https://patchwork.freedesktop.org/series/174023/
State : success

== Summary ==

CI Bug Log - changes from xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6_FULL -> xe-pw-174023v1_FULL
====================================================

Summary
-------

**SUCCESS**

No regressions found.

Participating hosts (2 -> 2)
------------------------------

No changes in participating hosts

New tests
---------

New tests have been introduced between xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6_FULL and xe-pw-174023v1_FULL:

### New IGT tests (8) ###

* igt@kms_feature_discovery@chamelium:
- Statuses : 2 skip(s)
- Exec time: [0.02] s

* igt@kms_feature_discovery@display:
- Statuses : 2 pass(s)
- Exec time: [0.01, 0.02] s

* igt@kms_feature_discovery@display-2x:
- Statuses : 1 pass(s) 1 skip(s)
- Exec time: [0.01, 0.02] s

* igt@kms_feature_discovery@display-3x:
- Statuses : 1 skip(s)
- Exec time: [0.01] s

* igt@kms_feature_discovery@display-4x:
- Statuses : 1 skip(s)
- Exec time: [0.01] s

* igt@kms_feature_discovery@dp-mst:
- Statuses : 2 skip(s)
- Exec time: [0.01, 0.02] s

* igt@kms_feature_discovery@psr1:
- Statuses : 1 pass(s) 1 skip(s)
- Exec time: [0.01, 0.02] s

* igt@kms_feature_discovery@psr2:
- Statuses : 1 pass(s) 1 skip(s)
- Exec time: [0.01] s

Known issues
------------

Here are the changes found in xe-pw-174023v1_FULL that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@core_hotunplug@hotunbind-rebind-with-load:
- shard-bmg: [PASS][1] -> [ABORT][2] ([Intel XE#8007]) +1 other test abort
[1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-7/igt@[email protected]
[2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-8/igt@[email protected]

* igt@kms_addfb_basic@invalid-smem-bo-on-discrete:
- shard-lnl: NOTRUN -> [SKIP][3] ([Intel XE#3157])
[3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_atomic_transition@plane-all-modeset-transition:
- shard-lnl: NOTRUN -> [SKIP][4] ([Intel XE#3279])
[4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_big_fb@4-tiled-32bpp-rotate-270:
- shard-lnl: NOTRUN -> [SKIP][5] ([Intel XE#1407]) +1 other test skip
[5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-180-hflip:
- shard-lnl: NOTRUN -> [SKIP][6] ([Intel XE#1124]) +2 other tests skip
[6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_bw@connected-linear-tiling-4-displays-target-2160x1440p:
- shard-lnl: NOTRUN -> [SKIP][7] ([Intel XE#8365])
[7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_ccs@crc-primary-rotation-180-4-tiled-mtl-mc-ccs:
- shard-lnl: NOTRUN -> [SKIP][8] ([Intel XE#2887]) +4 other tests skip
[8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_ccs@crc-primary-suspend-4-tiled-mtl-mc-ccs:
- shard-lnl: NOTRUN -> [SKIP][9] ([Intel XE#3432])
[9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_chamelium_color_pipeline@plane-lut1d-lut1d:
- shard-lnl: NOTRUN -> [SKIP][10] ([Intel XE#7358])
[10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_chamelium_frames@dp-crc-multiple:
- shard-lnl: NOTRUN -> [SKIP][11] ([Intel XE#373]) +1 other test skip
[11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_content_protection@mei-interface:
- shard-lnl: NOTRUN -> [SKIP][12] ([Intel XE#1468] / [Intel XE#7396])
[12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_cursor_crc@cursor-onscreen-512x170:
- shard-lnl: NOTRUN -> [SKIP][13] ([Intel XE#2321] / [Intel XE#7355])
[13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_cursor_crc@cursor-sliding-max-size:
- shard-lnl: NOTRUN -> [SKIP][14] ([Intel XE#1424]) +2 other tests skip
[14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_dp_link_training@uhbr-mst:
- shard-lnl: NOTRUN -> [SKIP][15] ([Intel XE#4354] / [Intel XE#7386])
[15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_dsc@dsc-fractional-bpp-ultrajoiner:
- shard-lnl: NOTRUN -> [SKIP][16] ([Intel XE#8265])
[16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_flip@2x-flip-vs-suspend-interruptible:
- shard-lnl: NOTRUN -> [SKIP][17] ([Intel XE#1421]) +2 other tests skip
[17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]
- shard-bmg: [PASS][18] -> [INCOMPLETE][19] ([Intel XE#2049] / [Intel XE#2597] / [Intel XE#8155]) +1 other test incomplete
[18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-5/igt@[email protected]
[19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-6/igt@[email protected]

* igt@kms_flip@flip-vs-expired-vblank-interruptible@b-edp1:
- shard-lnl: [PASS][20] -> [FAIL][21] ([Intel XE#301]) +3 other tests fail
[20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-lnl-5/igt@kms_flip@[email protected]
[21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-4/igt@kms_flip@[email protected]

* igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytilegen12rcccs-upscaling:
- shard-lnl: NOTRUN -> [SKIP][22] ([Intel XE#7178] / [Intel XE#7351]) +2 other tests skip
[22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytilegen12rcccs-upscaling.html

* igt@kms_frontbuffer_tracking@drrs-1p-offscreen-pri-shrfb-draw-mmap-wc:
- shard-lnl: NOTRUN -> [SKIP][23] ([Intel XE#6312]) +7 other tests skip
[23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_frontbuffer_tracking@drrs-1p-offscreen-pri-shrfb-draw-mmap-wc.html

* igt@kms_frontbuffer_tracking@drrs-shrfb-scaledprimary:
- shard-lnl: NOTRUN -> [SKIP][24] ([Intel XE#6312] / [Intel XE#651]) +2 other tests skip
[24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-indfb-pgflip-blt:
- shard-lnl: NOTRUN -> [SKIP][25] ([Intel XE#656] / [Intel XE#7905]) +14 other tests skip
[25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcdrrs-tiling-y:
- shard-lnl: NOTRUN -> [SKIP][26] ([Intel XE#1469] / [Intel XE#7399])
[26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcdrrshdr-tiling-y:
- shard-lnl: NOTRUN -> [SKIP][27] ([Intel XE#7399])
[27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcpsrhdr-2p-primscrn-spr-indfb-move:
- shard-lnl: NOTRUN -> [SKIP][28] ([Intel XE#7905]) +11 other tests skip
[28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_frontbuffer_tracking@fbcpsrhdr-2p-primscrn-spr-indfb-move.html

* igt@kms_frontbuffer_tracking@fbcpsrhdr-argb161616f-draw-render:
- shard-lnl: NOTRUN -> [SKIP][29] ([Intel XE#7061]) +4 other tests skip
[29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcpsrhdr-indfb-scaledprimary:
- shard-lnl: NOTRUN -> [SKIP][30] ([Intel XE#7865]) +8 other tests skip
[30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_frontbuffer_tracking@psr-abgr161616f-draw-blt:
- shard-lnl: NOTRUN -> [SKIP][31] ([Intel XE#7061] / [Intel XE#7356]) +1 other test skip
[31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_hdr@invalid-hdr:
- shard-bmg: [PASS][32] -> [SKIP][33] ([Intel XE#1503])
[32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-6/igt@[email protected]
[33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-1/igt@[email protected]

* igt@kms_mst@mst-suspend-read-crc:
- shard-lnl: NOTRUN -> [SKIP][34] ([Intel XE#8348])
[34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_pipe_stress@stress-xrgb8888-ytiled:
- shard-lnl: NOTRUN -> [SKIP][35] ([Intel XE#4329] / [Intel XE#6912] / [Intel XE#7375])
[35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_plane@pixel-format-y-tiled-gen12-mc-ccs-modifier-source-clamping:
- shard-lnl: NOTRUN -> [SKIP][36] ([Intel XE#7283]) +1 other test skip
[36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_plane@pixel-format-y-tiled-gen12-mc-ccs-modifier-source-clamping.html

* igt@kms_plane_scaling@plane-downscale-factor-0-5-with-pixel-format@pipe-c:
- shard-lnl: NOTRUN -> [SKIP][37] ([Intel XE#2763] / [Intel XE#6886]) +3 other tests skip
[37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@kms_plane_scaling@[email protected]

* igt@kms_pm_dc@dc3co-vpb-simulation:
- shard-lnl: NOTRUN -> [SKIP][38] ([Intel XE#8395] / [Intel XE#8396]) +1 other test skip
[38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_pm_dc@dc3co-vpb-simulation@psr2-yuv420:
- shard-lnl: NOTRUN -> [SKIP][39] ([Intel XE#8396]) +1 other test skip
[39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_pm_dc@[email protected]

* igt@kms_psr2_sf@fbc-psr2-plane-move-sf-dmg-area:
- shard-lnl: NOTRUN -> [SKIP][40] ([Intel XE#2893] / [Intel XE#4608] / [Intel XE#7304])
[40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_psr2_sf@fbc-psr2-plane-move-sf-dmg-area@pipe-a-edp-1:
- shard-lnl: NOTRUN -> [SKIP][41] ([Intel XE#4608])
[41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_psr2_sf@[email protected]

* igt@kms_psr2_sf@fbc-psr2-plane-move-sf-dmg-area@pipe-b-edp-1:
- shard-lnl: NOTRUN -> [SKIP][42] ([Intel XE#4608] / [Intel XE#7304])
[42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@kms_psr2_sf@[email protected]

* igt@kms_psr2_sf@pr-primary-plane-update-sf-dmg-area:
- shard-lnl: NOTRUN -> [SKIP][43] ([Intel XE#2893] / [Intel XE#7304])
[43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_psr2_su@frontbuffer-xrgb8888:
- shard-lnl: NOTRUN -> [SKIP][44] ([Intel XE#1128] / [Intel XE#7413])
[44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_psr@fbc-pr-primary-page-flip:
- shard-lnl: NOTRUN -> [SKIP][45] ([Intel XE#1406]) +1 other test skip
[45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_psr@fbc-psr2-sprite-plane-onoff:
- shard-lnl: NOTRUN -> [SKIP][46] ([Intel XE#1406] / [Intel XE#7345])
[46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@kms_psr@fbc-psr2-sprite-plane-onoff@edp-1:
- shard-lnl: NOTRUN -> [SKIP][47] ([Intel XE#1406] / [Intel XE#4609] / [Intel XE#7345])
[47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@kms_psr@[email protected]

* igt@kms_rotation_crc@primary-4-tiled-reflect-x-0:
- shard-lnl: NOTRUN -> [SKIP][48] ([Intel XE#3414] / [Intel XE#3904] / [Intel XE#7342])
[48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@kms_vrr@seamless-rr-switch-vrr:
- shard-lnl: NOTRUN -> [SKIP][49] ([Intel XE#1499])
[49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@xe_compute@eu-busy-10s:
- shard-lnl: NOTRUN -> [SKIP][50] ([Intel XE#6592] / [Intel XE#6645] / [Intel XE#7391])
[50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_evict@evict-beng-mixed-threads-large-multi-vm:
- shard-lnl: NOTRUN -> [SKIP][51] ([Intel XE#6540] / [Intel XE#688]) +2 other tests skip
[51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_exec_balancer@many-cm-virtual-userptr-rebind:
- shard-lnl: NOTRUN -> [SKIP][52] ([Intel XE#7482]) +7 other tests skip
[52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@xe_exec_basic@multigpu-no-exec-basic-defer-bind:
- shard-lnl: NOTRUN -> [SKIP][53] ([Intel XE#1392]) +3 other tests skip
[53]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_exec_fault_mode@many-execqueues-multi-queue-userptr-imm:
- shard-lnl: NOTRUN -> [SKIP][54] ([Intel XE#8374]) +3 other tests skip
[54]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-userptr-invalidate:
- shard-lnl: NOTRUN -> [SKIP][55] ([Intel XE#8364]) +10 other tests skip
[55]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-userptr-invalidate.html

* igt@xe_exec_reset@cm-multi-queue-close-execqueues:
- shard-lnl: NOTRUN -> [SKIP][56] ([Intel XE#8369])
[56]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-comp-single-vma:
- shard-lnl: NOTRUN -> [SKIP][57] ([Intel XE#6196])
[57]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-comp-single-vma.html

* igt@xe_exec_threads@threads-hang-fd-userptr-invalidate-race:
- shard-lnl: [PASS][58] -> [FAIL][59] ([Intel XE#9096])
[58]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-lnl-2/igt@[email protected]
[59]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-3/igt@[email protected]

* igt@xe_exec_threads@threads-multi-queue-mixed-fd-basic:
- shard-lnl: NOTRUN -> [SKIP][60] ([Intel XE#8378]) +1 other test skip
[60]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_page_reclaim@binds-full-pd:
- shard-lnl: NOTRUN -> [SKIP][61] ([Intel XE#7793])
[61]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_pat@pat-index-xelp:
- shard-lnl: NOTRUN -> [SKIP][62] ([Intel XE#7590] / [Intel XE#977])
[62]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

* igt@xe_pm@s3-vm-bind-userptr:
- shard-bmg: [PASS][63] -> [INCOMPLETE][64] ([Intel XE#8175])
[63]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-4/igt@[email protected]
[64]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-6/igt@[email protected]

* igt@xe_pmu@engine-activity-accuracy-50:
- shard-bmg: [PASS][65] -> [FAIL][66] ([Intel XE#8555]) +6 other tests fail
[65]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-10/igt@[email protected]
[66]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-2/igt@[email protected]

* igt@xe_sriov_auto_provisioning@exclusive-ranges:
- shard-lnl: NOTRUN -> [SKIP][67] ([Intel XE#4130] / [Intel XE#7366])
[67]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-1/igt@[email protected]

#### Possible fixes ####

* igt@xe_evict@evict-beng-mixed-many-threads-small:
- shard-bmg: [INCOMPLETE][68] ([Intel XE#6321] / [Intel XE#8355]) -> [PASS][69]
[68]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-6/igt@[email protected]
[69]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-2/igt@[email protected]

* igt@xe_pmu@gt-frequency:
- shard-bmg: [WARN][70] ([Intel XE#7992]) -> [PASS][71] +1 other test pass
[70]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-bmg-3/igt@[email protected]
[71]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-bmg-7/igt@[email protected]

#### Warnings ####

* igt@xe_exec_reset@gt-reset-fault-injection:
- shard-lnl: [ABORT][72] ([Intel XE#9145]) -> [ABORT][73] ([Intel XE#9140] / [Intel XE#9145])
[72]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6/shard-lnl-5/igt@[email protected]
[73]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/shard-lnl-4/igt@[email protected]

[Intel XE#1124]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1124
[Intel XE#1128]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1128
[Intel XE#1392]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1392
[Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406
[Intel XE#1407]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1407
[Intel XE#1421]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1421
[Intel XE#1424]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1424
[Intel XE#1468]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1468
[Intel XE#1469]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1469
[Intel XE#1499]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1499
[Intel XE#1503]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1503
[Intel XE#2049]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2049
[Intel XE#2321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2321
[Intel XE#2597]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2597
[Intel XE#2763]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2763
[Intel XE#2887]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2887
[Intel XE#2893]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2893
[Intel XE#301]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/301
[Intel XE#3157]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3157
[Intel XE#3279]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3279
[Intel XE#3414]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3414
[Intel XE#3432]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3432
[Intel XE#373]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/373
[Intel XE#3904]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3904
[Intel XE#4130]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4130
[Intel XE#4329]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4329
[Intel XE#4354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4354
[Intel XE#4608]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4608
[Intel XE#4609]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4609
[Intel XE#6196]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6196
[Intel XE#6312]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6312
[Intel XE#6321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6321
[Intel XE#651]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/651
[Intel XE#6540]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6540
[Intel XE#656]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/656
[Intel XE#6592]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6592
[Intel XE#6645]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6645
[Intel XE#688]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/688
[Intel XE#6886]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6886
[Intel XE#6912]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6912
[Intel XE#7061]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7061
[Intel XE#7178]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7178
[Intel XE#7283]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7283
[Intel XE#7304]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7304
[Intel XE#7342]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7342
[Intel XE#7345]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7345
[Intel XE#7351]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7351
[Intel XE#7355]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7355
[Intel XE#7356]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7356
[Intel XE#7358]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7358
[Intel XE#7366]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7366
[Intel XE#7375]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7375
[Intel XE#7386]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7386
[Intel XE#7391]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7391
[Intel XE#7396]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7396
[Intel XE#7399]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7399
[Intel XE#7413]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7413
[Intel XE#7482]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7482
[Intel XE#7590]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7590
[Intel XE#7793]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7793
[Intel XE#7865]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7865
[Intel XE#7905]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7905
[Intel XE#7992]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7992
[Intel XE#8007]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8007
[Intel XE#8155]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8155
[Intel XE#8175]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8175
[Intel XE#8265]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8265
[Intel XE#8348]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8348
[Intel XE#8355]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8355
[Intel XE#8364]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8364
[Intel XE#8365]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8365
[Intel XE#8369]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8369
[Intel XE#8374]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8374
[Intel XE#8378]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8378
[Intel XE#8395]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8395
[Intel XE#8396]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8396
[Intel XE#8555]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/8555
[Intel XE#9096]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9096
[Intel XE#9140]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9140
[Intel XE#9145]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/9145
[Intel XE#977]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/977

Build changes
-------------

* Linux: xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6 -> xe-pw-174023v1

IGT_9093: 932327f15c92ecb52266ced8c0fbe72931a75880 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
xe-5740-a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6: a33b82feef10c34c61cbc7fbf1dbdff1ffff96c6
xe-pw-174023v1: 174023v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-174023v1/index.html

CI
#4 lore raw

✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

In reply to Fred Gao
== Series Details ==

== Series Details ==

Series: drm/i915/panel: Only consider seamless DRRS modes as the highest mode
URL : https://patchwork.freedesktop.org/series/174025/
State : failure

== Summary ==

CI Bug Log - changes from CI_DRM_19141 -> Patchwork_174025v1
====================================================

Summary
-------

**FAILURE**

Serious unknown changes coming with Patchwork_174025v1 absolutely need to be verified manually.

If you think the reported changes have nothing to do with the changes
introduced in Patchwork_174025v1, please notify your bug team ([email protected]) to allow them to document this new failure mode, which will reduce false positives in CI.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/index.html

Participating hosts (39 -> 37)
------------------------------

Missing (2): bat-dg2-13 bat-adls-6

Possible new issues
-------------------

Here are the unknown changes that may have been introduced in Patchwork_174025v1:

### IGT changes ###

#### Possible regressions ####

* igt@i915_selftest@live@guc_hang:
- bat-arlh-2: [PASS][1] -> [INCOMPLETE][2]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@i915_selftest@live@guc_hang.html
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@i915_selftest@live@guc_hang.html

* igt@kms_frontbuffer_tracking@basic:
- fi-skl-6600u: [PASS][3] -> [DMESG-WARN][4]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/fi-skl-6600u/igt@[email protected]
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/fi-skl-6600u/igt@[email protected]

Known issues
------------

Here are the changes found in Patchwork_174025v1 that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@i915_selftest@live:
- bat-arlh-2: [PASS][5] -> [INCOMPLETE][6] ([i915#16547])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@[email protected]
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@[email protected]

#### Possible fixes ####

* igt@i915_selftest@live@gt_heartbeat:
- bat-apl-1: [ABORT][7] -> [PASS][8] +1 other test pass
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-apl-1/igt@i915_selftest@live@gt_heartbeat.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-apl-1/igt@i915_selftest@live@gt_heartbeat.html

[i915#16547]: https://gitlab.freedesktop.org/drm/i915/kernel/-/issues/16547

Build changes
-------------

* Linux: CI_DRM_19141 -> Patchwork_174025v1

CI-20190529: 20190529
CI_DRM_19141: 4f03eb1cbe37cc93b33d654828cf49b58d9e2bdc @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_9093: 932327f15c92ecb52266ced8c0fbe72931a75880 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_174025v1: 4f03eb1cbe37cc93b33d654828cf49b58d9e2bdc @ git://anongit.freedesktop.org/gfx-ci/linux

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/index.html

author
#5 lore raw

RE: ✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

Hi I915 CI infra team,
The below 2 issues are not related to my display patch, pls double check

Possible regressions

* igt@i915_selftest@live@guc_hang:
* bat-arlh-2: PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@i915_selftest@live@guc_hang.html> -> INCOMPLETE<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@i915_selftest@live@guc_hang.html>
[Fred]
Putting the full picture together now:
Baseline (CI_DRM_19141)
Patched (Patchwork_174025v1)
hangcheck suite (deliberate hang/reset/reload cycles)
runs fine, same pattern
identical pattern, same timestamps
slpc suite → live_slpc_power
starts 470.2s, completes ~3.6s later, suite SUCCESS @477s
starts 468.0s, log dies mid-test @469.4s — no crash message, just stops
guc_hang
starts 487.1s, SUCCESS @493.7s
never reached — machine already unresponsive
eDP/display activity anywhere in the run
link never established (failed to retrieve link info, disabling eDP, pipe A enable: no throughout)
identical — link never established, pipe A enable: no throughout
fixed_modes/panel_highest/is_alt_drrs (the patch's code)
0 occurrences
0 occurrences
So, direct answer: no display-related change is exercised anywhere in this dmesg, in either tree. The eDP connector fails to link on this bench rig in both baseline and patched runs, so intel_panel_highest_mode()/is_alt_drrs_mode() never execute — the patch's code is dead code for this entire test. The actual divergence is a hard hang in intel_slpc_live_selftests/live_slpc_power, a GuC frequency/power-governor selftest with zero relation to display/DRRS. Since the patch touches only display panel-mode selection and that path is never reached, guc_hang's INCOMPLETE status is unrelated to this patch — it's a GuC/SLPC-side hang (likely bat-arlh-2 hardware/firmware flakiness) that happens to occur before the guc_hang subtest is even scheduled to run.

* igt@kms_frontbuffer_tracking@basic:
* fi-skl-6600u: PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/fi-skl-6600u/igt@[email protected]> -> DMESG-WARN<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/fi-skl-6600u/igt@[email protected]>

[Fred] dmesg log<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/dmesg0.txt> & PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@i915_selftest@live@guc_hang.html> VS INCOMPLETE<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@i915_selftest@live@guc_hang.html> log shows:

* Direct A/B comparison of the two dmesg logs, same machine, same test:
Baseline (CI_DRM_19141)
Patched (Patchwork_174025v1)
pixel clock
373250 kHz
373250 kHz
port_clock / lane count
540000, 4x
540000, 4x
max pipe_bpp / link_bpp
24 (min link_bpp 18.0, max 24.0)
24
subtest result
SUCCESS, ret=0
SUCCESS
"Atomic update failure" occurrences (whole boot)
0
1

  *   The link configuration — pixel clock, bpp, M/N values — is byte-identical between the pre-patch and post-patch runs. That's the direct proof the patch changed nothing on this machine: intel_panel_highest_mode() picked the same 373250 kHz fixed mode either way.
  *   That tracks with the panel's fixed-mode list from the display-info dump:
  *   "3200x1800": 60 373250 3200 3248 3280 3360 1800 1803 1808 1852 0x48 0xa
  *   "3200x1800": 48 298600 3200 3248 3280 3360 1800 1803 1808 1852 0x40 0xa

Both entries share identical blanking (3200 3248 3280 3360 1800 1803 1808 1852) — this is a genuine high/low-refresh DRRS pair, not the "alternate CTA mode with different blanking" case the patch's is_alt_drrs_mode() filter is designed to exclude. So the filter is a no-op here regardless of its exact matching semantics: the two candidate modes were never in conflict on this panel, and 373250 (the higher clock) wins the max-clock comparison with or without the new condition.

From: Patchwork <[email protected]>
Sent: Monday, September 14, 2026 11:17 PM
To: Gao, Fred <[email protected]>
Cc: [email protected]
Subject: ✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

Patch Details
Series:
drm/i915/panel: Only consider seamless DRRS modes as the highest mode URL:
https://patchwork.freedesktop.org/series/174025/
State:
failure
Details:
https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/index.html
CI Bug Log - changes from CI_DRM_19141 -> Patchwork_174025v1 Summary

FAILURE

Serious unknown changes coming with Patchwork_174025v1 absolutely need to be verified manually.

If you think the reported changes have nothing to do with the changes
introduced in Patchwork_174025v1, please notify your bug team ([email protected]<mailto:[email protected]>) to allow them to document this new failure mode, which will reduce false positives in CI.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/index.html

Participating hosts (39 -> 37)

Missing (2): bat-dg2-13 bat-adls-6

Possible new issues

Here are the unknown changes that may have been introduced in Patchwork_174025v1:

IGT changes
Possible regressions

* igt@i915_selftest@live@guc_hang:

* bat-arlh-2: PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@i915_selftest@live@guc_hang.html> -> INCOMPLETE<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@i915_selftest@live@guc_hang.html>

* igt@kms_frontbuffer_tracking@basic:

* fi-skl-6600u: PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/fi-skl-6600u/igt@[email protected]> -> DMESG-WARN<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/fi-skl-6600u/igt@[email protected]>

Known issues

Here are the changes found in Patchwork_174025v1 that come from known issues:

IGT changes
Issues hit

* igt@i915_selftest@live:

* bat-arlh-2: PASS<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-arlh-2/igt@[email protected]> -> INCOMPLETE<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@[email protected]> (i915#16547<https://gitlab.freedesktop.org/drm/i915/kernel/-/issues/16547>)

Possible fixes

* igt@i915_selftest@live@gt_heartbeat:

* bat-apl-1: ABORT<https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_19141/bat-apl-1/igt@i915_selftest@live@gt_heartbeat.html> -> PASS<https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-apl-1/igt@i915_selftest@live@gt_heartbeat.html> +1 other test pass

Build changes

* Linux: CI_DRM_19141 -> Patchwork_174025v1

CI-20190529: 20190529
CI_DRM_19141: 4f03eb1cbe37cc93b33d654828cf49b58d9e2bdc @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_9093: 932327f15c92ecb52266ced8c0fbe72931a75880 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_174025v1: 4f03eb1cbe37cc93b33d654828cf49b58d9e2bdc @ git://anongit.freedesktop.org/gfx-ci/linux

maintainer
#6 lore raw

RE: ✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

Quoted 2 lines · Fred

Hi I915 CI infra team,
The below 2 issues are not related to my display patch, pls double check

Please use plain text and proper quoting when interacting on the public mailing list.

BR,
Jani.

Signature · 1 line
Jani Nikula, Intel
author
#7 lore raw

RE: ✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

Thanks Jani for the reminder.

Hi I915 CI infra team,

The two reported regressions are unrelated to this display patch. Detailed analysis for each failure is provided below.

Quoted 5 lines

Possible regressions

* igt@i915_selftest@live@guc_hang:
* bat-arlh-2: PASS -> INCOMPLETE

    https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/bat-arlh-2/igt@i915_selftest@live@guc_hang.html

Looking at the execution logs between baseline (CI_DRM_19141) and patched (Patchwork_174025v1):

Test Suite / Event Baseline (CI_DRM_19141) Patched (Patchwork_174025v1)
-------------------------- ----------------------- ----------------------------
hangcheck suite SUCCESS (identical) SUCCESS (identical)
live_slpc_power Starts 470.2s, PASS Starts 468.0s, hard hang @469.4s
guc_hang Starts 487.1s, PASS Never reached (rig hung)
eDP link status Link failed (pipe A off) Link failed (pipe A off)
is_alt_drrs / panel_highest 0 occurrences 0 occurrences

No display paths were exercised during this execution. The eDP link failed to train on this test bench in both the baseline and patched runs, meaning intel_panel_highest_mode() and is_alt_drrs_mode() were never invoked.

The failure was caused by a hard lockup inside intel_slpc_live_selftests (live_slpc_power) at timestamp 469.4s, which is an unrelated GuC SLPC frequency/governor selftest. The guc_hang subtest was never scheduled. Please treat this as an environmental/GuC-side flake.

Quoted 3 lines

* igt@kms_frontbuffer_tracking@basic:
* fi-skl-6600u: PASS -> DMESG-WARN

    https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_174025v1/fi-skl-6600u/igt@[email protected]

Direct comparison of the dmesg output between baseline and patched runs shows identical mode programming:

Parameter Baseline (CI_DRM_19141) Patched (Patchwork_174025v1)
-------------------------- ----------------------- ----------------------------
Pixel Clock 373250 kHz 373250 kHz
Port Clock / Lanes 540000 kHz, 4x 540000 kHz, 4x

Max Pipe / Link BPP         24 bpp                  24 bpp
Subtest Return Code        SUCCESS (ret=0)          SUCCESS (ret=0)
Atomic update failures       0                      1 (dmesg-warn)

The link parameters and timing registers selected by intel_panel_highest_mode() are identical across both runs.

The panel exposes the following fixed modes:
"3200x1800": 60 373250 3200 3248 3280 3360 1800 1803 1808 1852 0x48 0xa "3200x1800": 48 298600 3200 3248 3280 3360 1800 1803 1808 1852 0x40 0xa

Both modes share identical blanking timings (3200 3248 3280 3360 1800 1803 1808 1852). This is a standard high/low refresh DRRS pair rather than an alternate CTA mode with different blanking. Consequently, is_alt_drrs_mode() is a no-op here, and 373250 kHz is selected in both trees.

The subtest completed with return code 0; the DMESG-WARN was triggered by an isolated atomic update timing glitch unrelated to panel mode selection.

Thanks,
Fred

Quoted 23 lines

-----Original Message-----
From: Jani Nikula <[email protected]>
Sent: Tuesday, September 15, 2026 4:54 PM
To: Gao, Fred <[email protected]>; [email protected]; [email protected]
Cc: Wang, Chenchen <[email protected]>
Subject: RE: ✗ i915.CI.BAT: failure for drm/i915/panel: Only consider seamless DRRS modes as the highest mode

Quoted 3 lines · Fred

Hi I915 CI infra team,
The below 2 issues are not related to my display patch, pls double
check

Please use plain text and proper quoting when interacting on the public mailing list.

BR,
Jani.

--
Jani Nikula, Intel