Rockchip clock changes for 6.17 #1
Subsystems (2)
Heiko Stuebner
maintainerHi Mike, Stephen,
please find below a pull-request with Rockchip clock change for 6.17 Just a single new PLL rate for rk3588 this time.
Please pull.
Thanks
Heiko
The following changes since commit 19272b37aa4f83ca52bdf9c16d5d81bdd1354494:
Linux 6.16-rc1 (2025-06-08 13:44:43 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v6.17-rockchip-clk1
for you to fetch changes up to 132b62280a9dbe38c627183ae7f1611de3ee0d9a:
clk: rockchip: rk3568: Add PLL rate for 132MHz (2025-07-10 13:47:36 +0200)
----------------------------------------------------------------
Just a 132MHz PLL rate for rk3588.
----------------------------------------------------------------
Andy Yan (1):
clk: rockchip: rk3568: Add PLL rate for 132MHz
drivers/clk/rockchip/clk-rk3568.c | 1 + 1 file changed, 1 insertion(+)
Stephen Boyd
maintainerQuoting Heiko Stuebner (2025-07-18 14:08:17)
Quoted 18 lines
Hi Mike, Stephen,
please find below a pull-request with Rockchip clock change for 6.17 Just a single new PLL rate for rk3588 this time.
Please pull.
Thanks
HeikoThe following changes since commit
19272b37aa4f83ca52bdf9c16d5d81bdd1354494:Linux 6.16-rc1 (2025-06-08 13:44:43 -0700)
are available in the Git repository at:
Quoted 7 lines
git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.gittags/v6.17-rockchip-clk1for you to fetch changes up to
132b62280a9dbe38c627183ae7f1611de3ee0d9a:clk: rockchip: rk3568: Add PLL rate for 132MHz (2025-07-10 13:47:36 +0200)
----------------------------------------------------------------
Thanks. Pulled into to clk-next