Skip to contentSkip to conversation

arm64: dts: marvell: 8040-mcbin: Enable 1GB Ethernet

PATCH New Marc Zyngier 2 participants 2 messages Jun 8, 2017

Subsystems (3)
Device tree bindings Arm/Marvell Kirkwood and Armada 370, 375, 38x, 39x, XP, 3700, 7K/8K, CN9130 SoC support Marvell macchiatobin support
lore
Share & tools
lore

Marc Zyngier

author
#0 lore raw

PATCH v2 1/1 arm64: dts: marvell: 8040-mcbin: Enable 1GB Ethernet

Enable the 1GB Ethernet interface that lives on the slave CP110, with its corresponding phy (that oddly lives on the master CP110).

Signed-off-by Marc Zyngier <[email protected]>

---
* From v1:
- renamed phy0 -> ge_phy (rmk)
- Added lane number and connector location (rmk)

 arch/arm64/boot/dts/marvell/armada-8040-mcbin.dts | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)
arch/arm64/boot/dts/marvell/armada-8040-mcbin.dts +17 -0
index f7bb0cc03147..e7296b2d0f0f 100644
@@ -100,6 +100,12 @@
 	status = "okay";
 };
 
+&cpm_mdio {
+	ge_phy: ethernet-phy at 0 {
+		reg = <0>;
+	};
+};
+
 &cpm_sata0 {
 	/* CPM Lane 0 - U29 */
 	status = "okay";

@@ -115,6 +121,17 @@
 	status = "okay";
 };
 
+&cps_ethernet {
+	status = "okay";
+};
+
+&cps_eth1 {
+	/* CPS Lane 0 - J5 (Gigabit RJ45) */
+	status = "okay";
+	phy = <&ge_phy>;
+	phy-mode = "sgmii";
+};
+
 &cps_sata0 {
 	/* CPS Lane 1 - U32 */
 	/* CPS Lane 3 - U31 */
Signature · 1 line
2.11.0
#1 lore raw

PATCH v2 1/1 arm64: dts: marvell: 8040-mcbin: Enable 1GB Ethernet

Hi Marc,

Quoted 4 lines · Marc Zyngier

Enable the 1GB Ethernet interface that lives on the slave CP110, with its corresponding phy (that oddly lives on the master CP110).

Signed-off-by Marc Zyngier <[email protected]>

Applied on mvebu/dt64

Thanks,

Gregory

Quoted 46 lines

---
* From v1:
- renamed phy0 -> ge_phy (rmk)
- Added lane number and connector location (rmk)

 arch/arm64/boot/dts/marvell/armada-8040-mcbin.dts | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)
arch/arm64/boot/dts/marvell/armada-8040-mcbin.dts +17 -0
index f7bb0cc03147..e7296b2d0f0f 100644
@@ -100,6 +100,12 @@
 	status = "okay";
 };
 
+&cpm_mdio {
+	ge_phy: ethernet-phy at 0 {
+		reg = <0>;
+	};
+};
+
 &cpm_sata0 {
 	/* CPM Lane 0 - U29 */
 	status = "okay";

@@ -115,6 +121,17 @@
 	status = "okay";
 };
 
+&cps_ethernet {
+	status = "okay";
+};
+
+&cps_eth1 {
+	/* CPS Lane 0 - J5 (Gigabit RJ45) */
+	status = "okay";
+	phy = <&ge_phy>;
+	phy-mode = "sgmii";
+};
+
 &cps_sata0 {
 	/* CPS Lane 1 - U32 */
 	/* CPS Lane 3 - U31 */
Signature · 1 line
2.11.0
Signature · 4 lines
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com