Skip to contentSkip to conversation

mm/demotion: Memory tiers and demotion

PATCH Superseded Aneesh Kumar K.V 7 participants 42 messages Jul 4, 2022 – Jul 25, 2022

Subsystems (12)

v8 of 15 Superseded Latest is v15 →

lore
Share & tools
lore
#0 lore raw

v8 cover mm/demotion: Memory tiers and demotion

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# 

The above resulted in removal of memtier2 which was created in the earlier step.

Changes from v7:
* Fix kernel crash with demotion.
* Improve documentation.

Changes from v6:
* Drop the usage of rank.
* Address other review feedback.

Changes from v5:
* Remove patch supporting N_MEMORY node removal from memory tiers. memory tiers are going to be used for features other than demotion. Hence keep all N_MEMORY nodes in memory tiers irrespective of whether they want to participate in promotion or demotion.
* Add NODE_DATA->memtier
* Rearrage patches to add sysfs files later.
* Add support to create memory tiers from userspace.
* Address other review feedback.

Changes from v4:
* Address review feedback.
* Reverse the meaning of "rank": higher rank value means higher tier.
* Add "/sys/devices/system/memtier/default_tier".
* Add node_is_toptier

v4:
Add support for explicit memory tiers and ranks.

v3:
- Modify patch 1 subject to make it more specific
- Remove /sys/kernel/mm/numa/demotion_targets interface, use /sys/devices/system/node/demotion_targets instead and make it writable to override node_states[N_DEMOTION_TARGETS].
- Add support to view per node demotion targets via sysfs

v2:
In v1, only 1st patch of this patch series was sent, which was implemented to avoid some of the limitations on the demotion target sharing, however for certain numa topology, the demotion targets found by that patch was not most optimal, so 1st patch in this series is modified according to suggestions from Huang and Baolin. Different examples of demotion list comparasion between existing implementation and changed implementation can be found in the commit message of 1st patch.

Aneesh Kumar K.V (10):
mm/demotion: Add support for explicit memory tiers mm/demotion: Move memory demotion related code mm/demotion/dax/kmem: Set node's memory tier to MEMORY_TIER_PMEM mm/demotion: Add hotplug callbacks to handle new numa node onlined mm/demotion: Build demotion targets based on explicit memory tiers mm/demotion: Expose memory tier details via sysfs mm/demotion: Add per node memory tier attribute to sysfs mm/demotion: Add pg_data_t member to track node memory tier details mm/demotion: Update node_is_toptier to work with memory tiers mm/demotion: Add sysfs ABI documentation

Jagdish Gediya (2):
mm/demotion: Demote pages according to allocation fallback order mm/demotion: Add documentation for memory tiering

 .../ABI/testing/sysfs-kernel-mm-memory-tiers  |  61 ++
 Documentation/admin-guide/mm/index.rst        |   1 +
 .../admin-guide/mm/memory-tiering.rst         | 192 +++++
 drivers/base/node.c                           |  42 +
 drivers/dax/kmem.c                            |   6 +-
 include/linux/memory-tiers.h                  |  72 ++
 include/linux/migrate.h                       |  15 -
 include/linux/mmzone.h                        |   3 +
 include/linux/node.h                          |   5 -
 mm/Makefile                                   |   1 +
 mm/huge_memory.c                              |   1 +
 mm/memory-tiers.c                             | 791 ++++++++++++++++++
 mm/migrate.c                                  | 453 +---------
 mm/mprotect.c                                 |   1 +
 mm/vmscan.c                                   |  59 +-
 mm/vmstat.c                                   |   4 -
 16 files changed, 1215 insertions(+), 492 deletions(-)
 create mode 100644 Documentation/ABI/testing/sysfs-kernel-mm-memory-tiers
 create mode 100644 Documentation/admin-guide/mm/memory-tiering.rst
 create mode 100644 include/linux/memory-tiers.h
 create mode 100644 mm/memory-tiers.c
Signature · 1 line
2.36.1
#1 lore raw

PATCH v8 1/12 mm/demotion: Add support for explicit memory tiers

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases,

The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM or GPU devices, the memory-only NUMA nodes mapping these devices should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

With current kernel higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other
node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from
any lower tier, whereas the demotion order doesn't allow that.

The current kernel also don't provide any interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series address the above by defining memory tiers explicitly.

This patch introduce explicity memory tiers. The tier ID value of a memory tier is used to derive the demotion order between NUMA nodes.

For example, if we have 3 memtiers: memtier100, memtier200, memiter300 then the memory tier order is: memtier300 -> memtier200 -> memtier100 where memtier300 is the highest tier and memtier100 is the lowest tier.

While reclaim we migrate pages from fast(higher) tiers to slow(lower) tiers when the fast(higher) tier is under memory pressure.

This patchset introduce 3 memory tiers (memtier100, memtier200 and memtier300) which are created by different kernel subsystems. The default memory tier created by the kernel is memtier200. A kernel parameter is provided to override the default memory tier.

---
 include/linux/memory-tiers.h | 15 +++++++
 mm/Makefile                  |  1 +
 mm/memory-tiers.c            | 78 ++++++++++++++++++++++++++++++++++++
 3 files changed, 94 insertions(+)
 create mode 100644 include/linux/memory-tiers.h
 create mode 100644 mm/memory-tiers.c
include/linux/memory-tiers.h new file +15 -0
new file mode 100644
index 000000000000..a81dbc20e0d1
@@ -0,0 +1,15 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef _LINUX_MEMORY_TIERS_H
+#define _LINUX_MEMORY_TIERS_H
+
+#ifdef CONFIG_NUMA
+
+#define MEMORY_TIER_HBM_GPU	300
+#define MEMORY_TIER_DRAM	200
+#define MEMORY_TIER_PMEM	100
+
+#define DEFAULT_MEMORY_TIER	MEMORY_TIER_DRAM
+#define MAX_MEMORY_TIER_ID	400
+
+#endif	/* CONFIG_NUMA */
+#endif  /* _LINUX_MEMORY_TIERS_H */
mm/Makefile +1 -0
index 6f9ffa968a1a..d30acebc2164 100644
@@ -92,6 +92,7 @@ obj-$(CONFIG_KFENCE) += kfence/
 obj-$(CONFIG_FAILSLAB) += failslab.o
 obj-$(CONFIG_MEMTEST)		+= memtest.o
 obj-$(CONFIG_MIGRATION) += migrate.o
+obj-$(CONFIG_NUMA) += memory-tiers.o
 obj-$(CONFIG_DEVICE_MIGRATION) += migrate_device.o
 obj-$(CONFIG_TRANSPARENT_HUGEPAGE) += huge_memory.o khugepaged.o
 obj-$(CONFIG_PAGE_COUNTER) += page_counter.o
mm/memory-tiers.c new file +78 -0

78 lines not on this page · raw message

Signature · 1 line
2.36.1
#2 lore raw

PATCH v8 2/12 mm/demotion: Move memory demotion related code

In reply to Aneesh Kumar K.V

This move memory demotion related code to mm/memory-tiers.c. No functional change in this patch.

---
 include/linux/memory-tiers.h |  7 ++++
 include/linux/migrate.h      |  2 --
 mm/memory-tiers.c            | 63 ++++++++++++++++++++++++++++++++++++
 mm/migrate.c                 | 60 +---------------------------------
 mm/vmscan.c                  |  1 +
 5 files changed, 72 insertions(+), 61 deletions(-)
include/linux/memory-tiers.h +7 -0
index a81dbc20e0d1..c47dbe381089 100644
@@ -2,6 +2,8 @@
 #ifndef _LINUX_MEMORY_TIERS_H
 #define _LINUX_MEMORY_TIERS_H
 
+#include <linux/types.h>
+
 #ifdef CONFIG_NUMA
 
 #define MEMORY_TIER_HBM_GPU	300
@@ -11,5 +13,10 @@
 #define DEFAULT_MEMORY_TIER	MEMORY_TIER_DRAM
 #define MAX_MEMORY_TIER_ID	400
 
+extern bool numa_demotion_enabled;
+
+#else
+
+#define numa_demotion_enabled	false
 #endif	/* CONFIG_NUMA */
 #endif  /* _LINUX_MEMORY_TIERS_H */
include/linux/migrate.h +0 -2
index 069a89e847f3..43e737215f33 100644
@@ -78,7 +78,6 @@ static inline int migrate_huge_page_move_mapping(struct address_space *mapping,
 #if defined(CONFIG_MIGRATION) && defined(CONFIG_NUMA)
 extern void set_migration_target_nodes(void);
 extern void migrate_on_reclaim_init(void);
-extern bool numa_demotion_enabled;
 extern int next_demotion_node(int node);
 #else
 static inline void set_migration_target_nodes(void) {}
@@ -87,7 +86,6 @@ static inline int next_demotion_node(int node)
 {
         return NUMA_NO_NODE;
 }
-#define numa_demotion_enabled  false
 #endif
 
 #ifdef CONFIG_COMPACTION
mm/memory-tiers.c +63 -0

71 lines not on this page · raw message

mm/migrate.c +1 -59

65 lines not on this page · raw message

mm/vmscan.c +1 -0
index f7d9a683e3a7..3a8f78277f99 100644
@@ -50,6 +50,7 @@
 #include <linux/printk.h>
 #include <linux/dax.h>
 #include <linux/psi.h>
+#include <linux/memory-tiers.h>
 
 #include <asm/tlbflush.h>
 #include <asm/div64.h>
Signature · 1 line
2.36.1
#3 lore raw

PATCH v8 3/12 mm/demotion/dax/kmem: Set node's memory tier to MEMORY_TIER_PMEM

In reply to Aneesh Kumar K.V

By default, all nodes are assigned to DEFAULT_MEMORY_TIER which is the memory tier designated for nodes with DRAM

Set dax kmem device node's tier to MEMORY_TIER_PMEM. MEMORY_TIER_PMEM appears below DEFAULT_MEMORY_TIER in demotion order.

---
 drivers/dax/kmem.c           |  6 ++-
 include/linux/memory-tiers.h |  5 +++
 mm/memory-tiers.c            | 79 ++++++++++++++++++++++++++++++++++++
 3 files changed, 89 insertions(+), 1 deletion(-)
drivers/dax/kmem.c +5 -1
index a37622060fff..0c03889286ac 100644
@@ -11,6 +11,7 @@
 #include <linux/fs.h>
 #include <linux/mm.h>
 #include <linux/mman.h>
+#include <linux/memory-tiers.h>
 #include "dax-private.h"
 #include "bus.h"
 
@@ -41,6 +42,9 @@ struct dax_kmem_data {
 	struct resource *res[];
 };
 
+static unsigned int dax_kmem_memtier = MEMORY_TIER_PMEM;
+module_param(dax_kmem_memtier, uint, 0644);
+
 static int dev_dax_kmem_probe(struct dev_dax *dev_dax)
 {
 	struct device *dev = &dev_dax->dev;
@@ -146,7 +150,7 @@ static int dev_dax_kmem_probe(struct dev_dax *dev_dax)
 	}
 
 	dev_set_drvdata(dev, data);
-
+	node_create_and_set_memory_tier(numa_node, dax_kmem_memtier);
 	return 0;
 
 err_request_mem:
include/linux/memory-tiers.h +5 -0
index c47dbe381089..9d36ff13c954 100644
@@ -14,9 +14,14 @@
 #define MAX_MEMORY_TIER_ID	400
 
 extern bool numa_demotion_enabled;
+int node_create_and_set_memory_tier(int node, int tier);
 
 #else
 
 #define numa_demotion_enabled	false
+static inline int node_create_and_set_memory_tier(int node, int tier)
+{
+	return 0;
+}
 #endif	/* CONFIG_NUMA */
 #endif  /* _LINUX_MEMORY_TIERS_H */
mm/memory-tiers.c +79 -0

85 lines not on this page · raw message

Signature · 1 line
2.36.1
#4 lore raw

PATCH v8 4/12 mm/demotion: Add hotplug callbacks to handle new numa node onlined

In reply to Aneesh Kumar K.V

If the new NUMA node onlined doesn't have a memory tier assigned, the kernel adds the NUMA node to default memory tier.

---
 mm/memory-tiers.c | 68 +++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 68 insertions(+)
mm/memory-tiers.c +68 -0
index fc404fcff7ff..2147112981a6 100644
@@ -5,6 +5,7 @@
 #include <linux/slab.h>
 #include <linux/lockdep.h>
 #include <linux/moduleparam.h>
+#include <linux/memory.h>
 #include <linux/memory-tiers.h>
 
 struct memory_tier {
@@ -130,8 +131,73 @@ int node_create_and_set_memory_tier(int node, int tier)
 }
 EXPORT_SYMBOL_GPL(node_create_and_set_memory_tier);
 
+static int __node_set_memory_tier(int node, int tier)
+{
+	int ret = 0;
+	struct memory_tier *memtier;
+
+	memtier = __get_memory_tier_from_id(tier);
+	if (!memtier) {
+		ret = -EINVAL;
+		goto out;
+	}
+	node_set(node, memtier->nodelist);
+out:
+	return ret;
+}
+
+static int node_set_memory_tier(int node, int tier)
+{
+	struct memory_tier *memtier;
+	int ret = 0;
+
+	mutex_lock(&memory_tier_lock);
+	memtier = __node_get_memory_tier(node);
+	if (!memtier)
+		ret = __node_set_memory_tier(node, tier);
+
+	mutex_unlock(&memory_tier_lock);
+
+	return ret;
+}
+
 static unsigned int default_memtier = DEFAULT_MEMORY_TIER;
 core_param(default_memory_tier, default_memtier, uint, 0644);
+/*
+ * This runs whether reclaim-based migration is enabled or not,
+ * which ensures that the user can turn reclaim-based migration
+ * at any time without needing to recalculate migration targets.
+ */
+static int __meminit migrate_on_reclaim_callback(struct notifier_block *self,
+						 unsigned long action, void *_arg)
+{
+	struct memory_notify *arg = _arg;
+
+	/*
+	 * Only update the node migration order when a node is
+	 * changing status, like online->offline.
+	 */
+	if (arg->status_change_nid < 0)
+		return notifier_from_errno(0);
+
+	switch (action) {
+	case MEM_ONLINE:
+		/*
+		 * We ignore the error here, if the node already have the tier
+		 * registered, we will continue to use that for the new memory
+		 * we are adding here.
+		 */
+		node_set_memory_tier(arg->status_change_nid, default_memtier);
+		break;
+	}
+
+	return notifier_from_errno(0);
+}
+
+static void __init migrate_on_reclaim_init(void)
+{
+	hotplug_memory_notifier(migrate_on_reclaim_callback, 100);
+}
 
 static int __init memory_tier_init(void)
 {
@@ -153,6 +219,8 @@ static int __init memory_tier_init(void)
 	/* CPU only nodes are not part of memory tiers. */
 	memtier->nodelist = node_states[N_MEMORY];
 	mutex_unlock(&memory_tier_lock);
+
+	migrate_on_reclaim_init();
 	return 0;
 }
 subsys_initcall(memory_tier_init);
Signature · 1 line
2.36.1
#5 lore raw

PATCH v8 5/12 mm/demotion: Build demotion targets based on explicit memory tiers

In reply to Aneesh Kumar K.V

This patch switch the demotion target building logic to use memory tiers instead of NUMA distance. All N_MEMORY NUMA nodes will be placed in the default tier 200 and additional memory tiers will be added by drivers like dax kmem.

This patch builds the demotion target for a NUMA node by looking at all memory tiers below the tier to which the NUMA node belongs. The closest node in the immediately following memory tier is used as a demotion target.

Since we are now only building demotion target for N_MEMORY NUMA nodes the CPU hotplug calls are removed in this patch.

A new memory tier can be inserted into the tier hierarchy for a new set of nodes without affecting the node assignment of any existing memtier, provided that there is enough gap in the tier ID values for the new memtier.

The absolute value of tier ID of a memtier doesn't necessarily carry any meaning. Its value relative to other memtiers decides the level of this memtier in the tier hierarchy.

For now, This patch supports hardcoded tier ID values which are 300, 200 and 100 for memory tiers.

---
 include/linux/memory-tiers.h |  13 ++
 include/linux/migrate.h      |  13 --
 mm/memory-tiers.c            | 227 ++++++++++++++++++++
 mm/migrate.c                 | 394 -----------------------------------
 mm/vmstat.c                  |   4 -
 5 files changed, 240 insertions(+), 411 deletions(-)
include/linux/memory-tiers.h +13 -0
index 9d36ff13c954..3234301c2537 100644
@@ -15,6 +15,14 @@
 
 extern bool numa_demotion_enabled;
 int node_create_and_set_memory_tier(int node, int tier);
+#ifdef CONFIG_MIGRATION
+int next_demotion_node(int node);
+#else
+static inline int next_demotion_node(int node)
+{
+	return NUMA_NO_NODE;
+}
+#endif
 
 #else
 
@@ -23,5 +31,10 @@ static inline int node_create_and_set_memory_tier(int node, int tier)
 {
 	return 0;
 }
+
+static inline int next_demotion_node(int node)
+{
+	return NUMA_NO_NODE;
+}
 #endif	/* CONFIG_NUMA */
 #endif  /* _LINUX_MEMORY_TIERS_H */
include/linux/migrate.h +0 -13
index 43e737215f33..93fab62e6548 100644
@@ -75,19 +75,6 @@ static inline int migrate_huge_page_move_mapping(struct address_space *mapping,
 
 #endif /* CONFIG_MIGRATION */
 
-#if defined(CONFIG_MIGRATION) && defined(CONFIG_NUMA)
-extern void set_migration_target_nodes(void);
-extern void migrate_on_reclaim_init(void);
-extern int next_demotion_node(int node);
-#else
-static inline void set_migration_target_nodes(void) {}
-static inline void migrate_on_reclaim_init(void) {}
-static inline int next_demotion_node(int node)
-{
-        return NUMA_NO_NODE;
-}
-#endif
-
 #ifdef CONFIG_COMPACTION
 extern int PageMovable(struct page *page);
 extern void __SetPageMovable(struct page *page, struct address_space *mapping);
mm/memory-tiers.c +227 -0

281 lines not on this page · raw message

mm/migrate.c +0 -394

398 lines not on this page · raw message

mm/vmstat.c +0 -4
index 373d2730fcf2..35c6ff97cf29 100644
@@ -28,7 +28,6 @@
 #include <linux/mm_inline.h>
 #include <linux/page_ext.h>
 #include <linux/page_owner.h>
-#include <linux/migrate.h>
 
 #include "internal.h"
 
@@ -2060,7 +2059,6 @@ static int vmstat_cpu_online(unsigned int cpu)
 
 	if (!node_state(cpu_to_node(cpu), N_CPU)) {
 		node_set_state(cpu_to_node(cpu), N_CPU);
-		set_migration_target_nodes();
 	}
 
 	return 0;
@@ -2085,7 +2083,6 @@ static int vmstat_cpu_dead(unsigned int cpu)
 		return 0;
 
 	node_clear_state(node, N_CPU);
-	set_migration_target_nodes();
 
 	return 0;
 }
@@ -2118,7 +2115,6 @@ void __init init_mm_internals(void)
 
 	start_shepherd_timer();
 #endif
-	migrate_on_reclaim_init();
 #ifdef CONFIG_PROC_FS
 	proc_create_seq("buddyinfo", 0444, NULL, &fragmentation_op);
 	proc_create_seq("pagetypeinfo", 0400, NULL, &pagetypeinfo_op);
Signature · 1 line
2.36.1
#6 lore raw

PATCH v8 6/12 mm/demotion: Expose memory tier details via sysfs

In reply to Aneesh Kumar K.V

This patch adds /sys/devices/system/memtier/ where all memory tier related details can be found. All created memory tiers will be listed there as /sys/devices/system/memtier/memtierN/

The nodes which are part of a specific memory tier can be listed via /sys/devices/system/memtier/memtierN/nodelist

/sys/devices/system/memtier/max_tier shows the max tier ID value supported.

/sys/devices/system/memtier/default_tier shows the memory tier to which NUMA nodes get added by default if not assigned a specific memory tier.

---
 mm/memory-tiers.c | 93 ++++++++++++++++++++++++++++++++++++++++++++---
 1 file changed, 87 insertions(+), 6 deletions(-)
mm/memory-tiers.c +87 -6
index 0596f0b11065..4acf7570ae1b 100644
@@ -13,14 +13,15 @@
 
 struct memory_tier {
 	struct list_head list;
+	struct device dev;
 	nodemask_t nodelist;
-	int id;
 };
 
 struct demotion_nodes {
 	nodemask_t preferred;
 };
 
+#define to_memory_tier(device) container_of(device, struct memory_tier, dev)
 static void establish_migration_targets(void);
 static DEFINE_MUTEX(memory_tier_lock);
 static LIST_HEAD(memory_tiers);
@@ -86,6 +87,42 @@ static LIST_HEAD(memory_tiers);
  */
 static struct demotion_nodes *node_demotion __read_mostly;
 
+static struct bus_type memory_tier_subsys = {
+	.name = "memtier",
+	.dev_name = "memtier",
+};
+
+static ssize_t nodelist_show(struct device *dev,
+			     struct device_attribute *attr, char *buf)
+{
+	struct memory_tier *memtier = to_memory_tier(dev);
+
+	return sysfs_emit(buf, "%*pbl\n",
+			  nodemask_pr_args(&memtier->nodelist));
+}
+static DEVICE_ATTR_RO(nodelist);
+
+static struct attribute *memory_tier_dev_attrs[] = {
+	&dev_attr_nodelist.attr,
+	NULL
+};
+
+static const struct attribute_group memory_tier_dev_group = {
+	.attrs = memory_tier_dev_attrs,
+};
+
+static const struct attribute_group *memory_tier_dev_groups[] = {
+	&memory_tier_dev_group,
+	NULL
+};
+
+static void memory_tier_device_release(struct device *dev)
+{
+	struct memory_tier *tier = to_memory_tier(dev);
+
+	kfree(tier);
+}
+
 static void insert_memory_tier(struct memory_tier *memtier)
 {
 	struct list_head *ent;
@@ -95,7 +132,7 @@ static void insert_memory_tier(struct memory_tier *memtier)
 
 	list_for_each(ent, &memory_tiers) {
 		tmp_memtier = list_entry(ent, struct memory_tier, list);
-		if (tmp_memtier->id < memtier->id) {
+		if (tmp_memtier->dev.id < memtier->dev.id) {
 			list_add_tail(&memtier->list, ent);
 			return;
 		}
@@ -105,6 +142,7 @@ static void insert_memory_tier(struct memory_tier *memtier)
 
 static struct memory_tier *register_memory_tier(unsigned int tier)
 {
+	int error;
 	struct memory_tier *memtier;
 
 	if (tier > MAX_MEMORY_TIER_ID)
@@ -114,17 +152,26 @@ static struct memory_tier *register_memory_tier(unsigned int tier)
 	if (!memtier)
 		return ERR_PTR(-ENOMEM);
 
-	memtier->id   = tier;
+	memtier->dev.id = tier;
+	memtier->dev.bus = &memory_tier_subsys;
+	memtier->dev.release = memory_tier_device_release;
+	memtier->dev.groups = memory_tier_dev_groups;
 
 	insert_memory_tier(memtier);
 
+	error = device_register(&memtier->dev);
+	if (error) {
+		list_del(&memtier->list);
+		put_device(&memtier->dev);
+		return ERR_PTR(error);
+	}
 	return memtier;
 }
 
 static void unregister_memory_tier(struct memory_tier *memtier)
 {
 	list_del(&memtier->list);
-	kfree(memtier);
+	device_unregister(&memtier->dev);
 }
 
 static struct memory_tier *__node_get_memory_tier(int node)
@@ -143,7 +190,7 @@ static struct memory_tier *__get_memory_tier_from_id(int id)
 	struct memory_tier *memtier;
 
 	list_for_each_entry(memtier, &memory_tiers, list) {
-		if (memtier->id == id)
+		if (memtier->dev.id == id)
 			return memtier;
 	}
 	return NULL;
@@ -181,7 +228,7 @@ int node_create_and_set_memory_tier(int node, int tier)
 		goto out;
 	}
 
-	if (current_tier->id == tier)
+	if (current_tier->dev.id == tier)
 		goto out;
 
 	node_clear(node, current_tier->nodelist);
@@ -426,10 +473,44 @@ static void __init migrate_on_reclaim_init(void)
 	hotplug_memory_notifier(migrate_on_reclaim_callback, 100);
 }
 
+static ssize_t
+max_tier_show(struct device *dev, struct device_attribute *attr, char *buf)
+{
+	return sysfs_emit(buf, "%d\n", MAX_MEMORY_TIER_ID);
+}
+static DEVICE_ATTR_RO(max_tier);
+
+static ssize_t
+default_tier_show(struct device *dev, struct device_attribute *attr, char *buf)
+{
+	return sysfs_emit(buf, "memtier%d\n", default_memtier);
+}
+static DEVICE_ATTR_RO(default_tier);
+
+static struct attribute *memory_tier_attrs[] = {
+	&dev_attr_max_tier.attr,
+	&dev_attr_default_tier.attr,
+	NULL
+};
+
+static const struct attribute_group memory_tier_attr_group = {
+	.attrs = memory_tier_attrs,
+};
+
+static const struct attribute_group *memory_tier_attr_groups[] = {
+	&memory_tier_attr_group,
+	NULL,
+};
+
 static int __init memory_tier_init(void)
 {
+	int ret;
 	struct memory_tier *memtier;
 
+	ret = subsys_system_register(&memory_tier_subsys, memory_tier_attr_groups);
+	if (ret)
+		pr_err("%s() failed to register subsystem: %d\n", __func__, ret);
+
 	/*
 	 * Register only default memory tier to hide all empty
 	 * memory tier from sysfs. Since this is early during
Signature · 1 line
2.36.1
#7 lore raw

PATCH v8 7/12 mm/demotion: Add per node memory tier attribute to sysfs

In reply to Aneesh Kumar K.V

Add support to modify the memory tier for a NUMA node.

/sys/devices/system/node/nodeN/memtier

where N = node id

When read, It list the memory tier that the node belongs to.

When written, the kernel moves the node into the specified memory tier, the tier assignment of all other nodes are not affected.

If the memory tier does not exist, it is created.

---
 drivers/base/node.c          | 42 ++++++++++++++++++++++++++++++++++++
 include/linux/memory-tiers.h |  2 ++
 mm/memory-tiers.c            | 42 ++++++++++++++++++++++++++++++++++++
 3 files changed, 86 insertions(+)
drivers/base/node.c +42 -0
index 0ac6376ef7a1..667f37eecf3a 100644
@@ -20,6 +20,7 @@
 #include <linux/pm_runtime.h>
 #include <linux/swap.h>
 #include <linux/slab.h>
+#include <linux/memory-tiers.h>
 
 static struct bus_type node_subsys = {
 	.name = "node",
@@ -560,11 +561,52 @@ static ssize_t node_read_distance(struct device *dev,
 }
 static DEVICE_ATTR(distance, 0444, node_read_distance, NULL);
 
+#ifdef CONFIG_NUMA
+static ssize_t memtier_show(struct device *dev,
+			    struct device_attribute *attr,
+			    char *buf)
+{
+	int node = dev->id;
+	int tier_index = node_get_memory_tier_id(node);
+
+	/*
+	 * CPU only NUMA node is not part of memory tiers.
+	 */
+	if (tier_index != -1)
+		return sysfs_emit(buf, "%d\n", tier_index);
+	return 0;
+}
+
+static ssize_t memtier_store(struct device *dev,
+			     struct device_attribute *attr,
+			     const char *buf, size_t count)
+{
+	unsigned long tier;
+	int node = dev->id;
+	int ret;
+
+	ret = kstrtoul(buf, 10, &tier);
+	if (ret)
+		return ret;
+
+	ret = node_update_memory_tier(node, tier);
+	if (ret)
+		return ret;
+
+	return count;
+}
+
+static DEVICE_ATTR_RW(memtier);
+#endif
+
 static struct attribute *node_dev_attrs[] = {
 	&dev_attr_meminfo.attr,
 	&dev_attr_numastat.attr,
 	&dev_attr_distance.attr,
 	&dev_attr_vmstat.attr,
+#ifdef CONFIG_NUMA
+	&dev_attr_memtier.attr,
+#endif
 	NULL
 };
 
include/linux/memory-tiers.h +2 -0
index 3234301c2537..453f6e5d357c 100644
@@ -23,6 +23,8 @@ static inline int next_demotion_node(int node)
 	return NUMA_NO_NODE;
 }
 #endif
+int node_get_memory_tier_id(int node);
+int node_update_memory_tier(int node, int tier);
 
 #else
 
mm/memory-tiers.c +42 -0

48 lines not on this page · raw message

Signature · 1 line
2.36.1
#8 lore raw

PATCH v8 8/12 mm/demotion: Add pg_data_t member to track node memory tier details

In reply to Aneesh Kumar K.V

Also update different helpes to use NODE_DATA()->memtier. Since node specific memtier can change based on the reassignment of NUMA node to a different memory tiers, accessing NODE_DATA()->memtier needs to happen under an rcu read lock or memory_tier_lock.

---
 include/linux/memory-tiers.h |  11 ++++
 include/linux/mmzone.h       |   3 +
 mm/memory-tiers.c            | 104 +++++++++++++++++++++++++----------
 3 files changed, 89 insertions(+), 29 deletions(-)
include/linux/memory-tiers.h +11 -0
index 453f6e5d357c..705b63ee31d5 100644
@@ -6,6 +6,9 @@
 
 #ifdef CONFIG_NUMA
 
+#include <linux/device.h>
+#include <linux/nodemask.h>
+
 #define MEMORY_TIER_HBM_GPU	300
 #define MEMORY_TIER_DRAM	200
 #define MEMORY_TIER_PMEM	100
@@ -13,6 +16,12 @@
 #define DEFAULT_MEMORY_TIER	MEMORY_TIER_DRAM
 #define MAX_MEMORY_TIER_ID	400
 
+struct memory_tier {
+	struct list_head list;
+	struct device dev;
+	nodemask_t nodelist;
+};
+
 extern bool numa_demotion_enabled;
 int node_create_and_set_memory_tier(int node, int tier);
 #ifdef CONFIG_MIGRATION
@@ -25,6 +34,8 @@ static inline int next_demotion_node(int node)
 #endif
 int node_get_memory_tier_id(int node);
 int node_update_memory_tier(int node, int tier);
+struct memory_tier *node_get_memory_tier(int node);
+void node_put_memory_tier(struct memory_tier *memtier);
 
 #else
 
include/linux/mmzone.h +3 -0
index aab70355d64f..353812495a70 100644
@@ -928,6 +928,9 @@ typedef struct pglist_data {
 	/* Per-node vmstats */
 	struct per_cpu_nodestat __percpu *per_cpu_nodestats;
 	atomic_long_t		vm_stat[NR_VM_NODE_STAT_ITEMS];
+#ifdef CONFIG_NUMA
+	struct memory_tier __rcu *memtier;
+#endif
 } pg_data_t;
 
 #define node_present_pages(nid)	(NODE_DATA(nid)->node_present_pages)
mm/memory-tiers.c +75 -29

181 lines not on this page · raw message

Signature · 1 line
2.36.1
#9 lore raw

PATCH v8 9/12 mm/demotion: Demote pages according to allocation fallback order

In reply to Aneesh Kumar K.V

From: Jagdish Gediya <[email protected]>

Currently, a higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space). This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that currently.

This patch adds support to get all the allowed demotion targets for a memory tier. demote_page_list() function is now modified to utilize this allowed node mask as the fallback allocation mask.

move allowed mask to memory tier

---
 include/linux/memory-tiers.h | 17 +++++++-
 mm/memory-tiers.c            | 76 +++++++++++++++++++++++++++++++++---
 mm/vmscan.c                  | 58 ++++++++++++++++++++-------
 3 files changed, 129 insertions(+), 22 deletions(-)
include/linux/memory-tiers.h +15 -2
index 705b63ee31d5..335d21a30b2c 100644
@@ -3,11 +3,12 @@
 #define _LINUX_MEMORY_TIERS_H
 
 #include <linux/types.h>
+#include <linux/nodemask.h>
+#include <linux/mmzone.h>
 
 #ifdef CONFIG_NUMA
 
 #include <linux/device.h>
-#include <linux/nodemask.h>
 
 #define MEMORY_TIER_HBM_GPU	300
 #define MEMORY_TIER_DRAM	200
@@ -20,18 +21,25 @@ struct memory_tier {
 	struct list_head list;
 	struct device dev;
 	nodemask_t nodelist;
+	nodemask_t lower_tier_mask;
 };
 
 extern bool numa_demotion_enabled;
 int node_create_and_set_memory_tier(int node, int tier);
 #ifdef CONFIG_MIGRATION
 int next_demotion_node(int node);
+void node_get_allowed_targets(pg_data_t *pgdat, nodemask_t *targets);
 #else
 static inline int next_demotion_node(int node)
 {
 	return NUMA_NO_NODE;
 }
-#endif
+
+static inline void node_get_allowed_targets(pg_data_t *pgdat, nodemask_t *targets)
+{
+	*targets = NODE_MASK_NONE;
+}
+#endif /* CONFIG_MIGRATION */
 int node_get_memory_tier_id(int node);
 int node_update_memory_tier(int node, int tier);
 struct memory_tier *node_get_memory_tier(int node);
@@ -49,5 +57,10 @@ static inline int next_demotion_node(int node)
 {
 	return NUMA_NO_NODE;
 }
+
+static inline void node_get_allowed_targets(pg_data_t *pgdat, nodemask_t *targets)
+{
+	*targets = NODE_MASK_NONE;
+}
 #endif	/* CONFIG_NUMA */
 #endif  /* _LINUX_MEMORY_TIERS_H */
mm/memory-tiers.c +71 -5

103 lines not on this page · raw message

mm/vmscan.c +43 -15

80 lines not on this page · raw message

Signature · 1 line
2.36.1
#10 lore raw

PATCH v8 10/12 mm/demotion: Update node_is_toptier to work with memory tiers

In reply to Aneesh Kumar K.V

With memory tiers support we can have memory only NUMA nodes in the top tier from which we want to avoid promotion tracking NUMA faults. Update node_is_toptier to work with memory tiers. All NUMA nodes are by default top tier nodes. With lower memory tiers added we consider all memory tiers above a memory tier having CPU NUMA nodes as a top memory tier

---
 include/linux/memory-tiers.h |  6 ++++++
 include/linux/node.h         |  5 -----
 mm/huge_memory.c             |  1 +
 mm/memory-tiers.c            | 41 ++++++++++++++++++++++++++++++++++++
 mm/migrate.c                 |  1 +
 mm/mprotect.c                |  1 +
 6 files changed, 50 insertions(+), 5 deletions(-)
include/linux/memory-tiers.h +6 -0
index 335d21a30b2c..ff1a08933575 100644
@@ -44,6 +44,7 @@ int node_get_memory_tier_id(int node);
 int node_update_memory_tier(int node, int tier);
 struct memory_tier *node_get_memory_tier(int node);
 void node_put_memory_tier(struct memory_tier *memtier);
+bool node_is_toptier(int node);
 
 #else
 
@@ -62,5 +63,10 @@ static inline void node_get_allowed_targets(pg_data_t *pgdat, nodemask_t *target
 {
 	*targets = NODE_MASK_NONE;
 }
+
+static inline bool node_is_toptier(int node)
+{
+	return true;
+}
 #endif	/* CONFIG_NUMA */
 #endif  /* _LINUX_MEMORY_TIERS_H */
include/linux/node.h +0 -5
index 40d641a8bfb0..9ec680dd607f 100644
@@ -185,9 +185,4 @@ static inline void register_hugetlbfs_with_node(node_registration_func_t reg,
 
 #define to_node(device) container_of(device, struct node, dev)
 
-static inline bool node_is_toptier(int node)
-{
-	return node_state(node, N_CPU);
-}
-
 #endif /* _LINUX_NODE_H_ */
mm/huge_memory.c +1 -0
index 834f288b3769..8405662646e9 100644
@@ -35,6 +35,7 @@
 #include <linux/numa.h>
 #include <linux/page_owner.h>
 #include <linux/sched/sysctl.h>
+#include <linux/memory-tiers.h>
 
 #include <asm/tlb.h>
 #include <asm/pgalloc.h>
mm/memory-tiers.c +41 -0

59 lines not on this page · raw message

mm/migrate.c +1 -0
index c758c9c21d7d..1da81136eaaa 100644
@@ -50,6 +50,7 @@
 #include <linux/memory.h>
 #include <linux/random.h>
 #include <linux/sched/sysctl.h>
+#include <linux/memory-tiers.h>
 
 #include <asm/tlbflush.h>
 
mm/mprotect.c +1 -0
index ba5592655ee3..92a2fc0fa88b 100644
@@ -31,6 +31,7 @@
 #include <linux/pgtable.h>
 #include <linux/sched/sysctl.h>
 #include <linux/userfaultfd_k.h>
+#include <linux/memory-tiers.h>
 #include <asm/cacheflush.h>
 #include <asm/mmu_context.h>
 #include <asm/tlbflush.h>
Signature · 1 line
2.36.1
#11 lore raw

PATCH v8 11/12 mm/demotion: Add documentation for memory tiering

In reply to Aneesh Kumar K.V

From: Jagdish Gediya <[email protected]>

All N_MEMORY nodes are divided into 3 memory tiers with tier ID value MEMORY_TIER_HBM_GPU, MEMORY_TIER_DRAM and MEMORY_TIER_PMEM. By default, all nodes are assigned to default memory tier (MEMORY_TIER_DRAM).

Demotion path for all N_MEMORY nodes is prepared based on the tier ID value of memory tiers.

This patch adds documention for memory tiering introduction, its sysfs interfaces and how demotion is performed based on memory tiers.

[update doc format by Bagas Sanjaya <[email protected]>]

---
 Documentation/admin-guide/mm/index.rst        |   1 +
 .../admin-guide/mm/memory-tiering.rst         | 192 ++++++++++++++++++
 2 files changed, 193 insertions(+)
 create mode 100644 Documentation/admin-guide/mm/memory-tiering.rst
Documentation/admin-guide/mm/index.rst +1 -0
index c21b5823f126..3f211cbca8c3 100644
@@ -32,6 +32,7 @@ the Linux memory management.
    idle_page_tracking
    ksm
    memory-hotplug
+   memory-tiering
    nommu-mmap
    numa_memory_policy
    numaperf
Documentation/admin-guide/mm/memory-tiering.rst new file +192 -0

192 lines not on this page · raw message

Signature · 1 line
2.36.1
#12 lore raw

PATCH v8 12/12 mm/demotion: Add sysfs ABI documentation

In reply to Aneesh Kumar K.V

Add sysfs ABI documentation.

---
 .../ABI/testing/sysfs-kernel-mm-memory-tiers  | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/ABI/testing/sysfs-kernel-mm-memory-tiers
Documentation/ABI/testing/sysfs-kernel-mm-memory-tiers new file +61 -0
new file mode 100644
index 000000000000..843fb59d2f3d
@@ -0,0 +1,61 @@
+What:		/sys/devices/system/memtier/
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Interface for tiered memory
+
+		This is the directory containing the information about memory tiers.
+
+		Each memory tier has its own subdirectory.
+
+		The order of memory tiers is determined by their tier ID value.
+		A higher tier ID value means a higher tier. memtier300 is higher
+		memory tier compared to memtier 100.
+
+What:		/sys/devices/system/memtier/default_tier
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Default memory tier
+
+		The default memory tier to which memory would get added via hotplug
+		if the NUMA node is not part of any memory tier
+
+What:		/sys/devices/system/memtier/max_tier
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Maximum memory tier ID supported
+
+		The max memory tier device ID we can create. Users can create memory
+		tiers in range [0 - max_tier]
+
+What:		/sys/devices/system/memtier/memtierN/
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Directory with details of a specific memory tier
+
+		This is the directory containing the information about a particular
+		memory tier, memtierN, where N is the memtier device ID (e.g. 0, 1).
+
+		The memtier device ID number itself is just an identifier and has no
+		special meaning. Its value relative to other memtiers decides the level
+		of this memtier in the tier hierarchy.
+
+
+What:		/sys/devices/system/memtier/memtierN/nodelist
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Memory tier nodelist
+
+
+		When read, list the memory nodes in the specified tier.
+
+What:		/sys/devices/system/node/nodeN/memtier
+Date:		June 2022
+Contact:	Linux memory management mailing list <[email protected]>
+Description:	Memory tier details for node N
+
+		When read, list the device ID of the memory tier that the node belongs
+		to.  Its value is empty for a CPU-only NUMA node.
+
+		When written, the kernel moves the node into the specified memory
+		tier if the move is allowed. The tier assignments of all other
+		nodes are not affected.
Signature · 1 line
2.36.1
#13 lore raw
In reply to Aneesh Kumar K.V
Quoted 10 lines · Aneesh Kumar K.V

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

These things that you identify as problems seem perfectly sensible to me. Memory which is attached to this CPU has the lowest latency and should be preferred over more remote memory, no matter its bandwidth.

#14 lore raw
Quoted 7 lines · Matthew Wilcox
Quoted 6 lines · Aneesh Kumar K.V

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

Quoted 8 lines
Quoted 4 lines

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

These things that you identify as problems seem perfectly sensible to me. Memory which is attached to this CPU has the lowest latency and should be preferred over more remote memory, no matter its bandwidth.

It is a problem because HBM NUMA node memory is generally also used by some kind of device/accelerator (eg. GPU). Typically users would prefer to keep HBM memory for use by the accelerator rather than random pages demoted from the CPU as accelerators have orders of magnitude better performance when accessing local HBM vs. remote memory.

#15 lore raw
In reply to Matthew Wilcox
Quoted 7 lines · Matthew Wilcox
Quoted 6 lines · Aneesh Kumar K.V

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

Quoted 8 lines
Quoted 4 lines

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

These things that you identify as problems seem perfectly sensible to me. Memory which is attached to this CPU has the lowest latency and should be preferred over more remote memory, no matter its bandwidth.

Allocation will prefer local memory over remote memory. Memory tiers are used during demotion and currently, the kernel demotes cold pages from DRAM memory to these special device memories because they appear as memory-only NUMA nodes. In many cases (ex: GPU) what is desired is the demotion of cold pages from GPU memory to DRAM or even slow memory.

This patchset builds a framework to enable such demotion criteria.

-aneesh

#16 lore raw
In reply to Aneesh Kumar K.V

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

Best Regards,
Huang, Ying

Quoted 92 lines

:/sys/devices/system/node#

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# 

The above resulted in removal of memtier2 which was created in the earlier step.

Changes from v7:
* Fix kernel crash with demotion.
* Improve documentation.

Changes from v6:
* Drop the usage of rank.
* Address other review feedback.

Changes from v5:
* Remove patch supporting N_MEMORY node removal from memory tiers. memory tiers are going to be used for features other than demotion. Hence keep all N_MEMORY nodes in memory tiers irrespective of whether they want to participate in promotion or demotion.
* Add NODE_DATA->memtier
* Rearrage patches to add sysfs files later.
* Add support to create memory tiers from userspace.
* Address other review feedback.

Changes from v4:
* Address review feedback.
* Reverse the meaning of "rank": higher rank value means higher tier.
* Add "/sys/devices/system/memtier/default_tier".
* Add node_is_toptier

v4:
Add support for explicit memory tiers and ranks.

v3:
- Modify patch 1 subject to make it more specific
- Remove /sys/kernel/mm/numa/demotion_targets interface, use /sys/devices/system/node/demotion_targets instead and make it writable to override node_states[N_DEMOTION_TARGETS].
- Add support to view per node demotion targets via sysfs

v2:
In v1, only 1st patch of this patch series was sent, which was implemented to avoid some of the limitations on the demotion target sharing, however for certain numa topology, the demotion targets found by that patch was not most optimal, so 1st patch in this series is modified according to suggestions from Huang and Baolin. Different examples of demotion list comparasion between existing implementation and changed implementation can be found in the commit message of 1st patch.

Aneesh Kumar K.V (10):
mm/demotion: Add support for explicit memory tiers mm/demotion: Move memory demotion related code mm/demotion/dax/kmem: Set node's memory tier to MEMORY_TIER_PMEM mm/demotion: Add hotplug callbacks to handle new numa node onlined mm/demotion: Build demotion targets based on explicit memory tiers mm/demotion: Expose memory tier details via sysfs mm/demotion: Add per node memory tier attribute to sysfs mm/demotion: Add pg_data_t member to track node memory tier details mm/demotion: Update node_is_toptier to work with memory tiers mm/demotion: Add sysfs ABI documentation

Jagdish Gediya (2):
mm/demotion: Demote pages according to allocation fallback order mm/demotion: Add documentation for memory tiering

 .../ABI/testing/sysfs-kernel-mm-memory-tiers  |  61 ++
 Documentation/admin-guide/mm/index.rst        |   1 +
 .../admin-guide/mm/memory-tiering.rst         | 192 +++++
 drivers/base/node.c                           |  42 +
 drivers/dax/kmem.c                            |   6 +-
 include/linux/memory-tiers.h                  |  72 ++
 include/linux/migrate.h                       |  15 -
 include/linux/mmzone.h                        |   3 +
 include/linux/node.h                          |   5 -
 mm/Makefile                                   |   1 +
 mm/huge_memory.c                              |   1 +
 mm/memory-tiers.c                             | 791 ++++++++++++++++++
 mm/migrate.c                                  | 453 +---------
 mm/mprotect.c                                 |   1 +
 mm/vmscan.c                                   |  59 +-
 mm/vmstat.c                                   |   4 -
 16 files changed, 1215 insertions(+), 492 deletions(-)
 create mode 100644 Documentation/ABI/testing/sysfs-kernel-mm-memory-tiers
 create mode 100644 Documentation/admin-guide/mm/memory-tiering.rst
 create mode 100644 include/linux/memory-tiers.h
 create mode 100644 mm/memory-tiers.c
#17 lore raw
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

-aneesh

#18 lore raw
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Best Regards,
Huang, Ying

#19 lore raw
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

-aneesh

#20 lore raw
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

-aneesh

#21 lore raw
Quoted 192 lines · Aneesh Kumar K V
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

Quoted 5 lines

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Quoted 3 lines

-aneesh

#22 lore raw
Quoted 208 lines · Yang Shi
Quoted 192 lines · Aneesh Kumar K V
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

Quoted 5 lines

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

Quoted 2 lines

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Yes. I think this is a good idea. We can discuss the in kernel implementation (without user space interface) in details and try to make it merged.

And we can continue our discussion of user space interface in a separate thread.

Best Regards,
Huang, Ying

reviewer
#23 lore raw
Quoted 256 lines · Ying
Quoted 7 lines · Yang Shi
Quoted 5 lines · Aneesh Kumar K V
Quoted 3 lines · Aneesh Kumar K V
Quoted 2 lines · Ying

Aneesh Kumar K V <[email protected]> writes:

Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines · Ying
Quoted 6 lines

Hi, Aneesh,

Quoted 2 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a

lower

Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines

tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node

can be

Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines

migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created

during

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

the kernel initialization and updated when a NUMA node is

hot-added or

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

hot-removed. The current implementation puts all nodes with CPU

into

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

the top tier, and builds the tier hierarchy tier-by-tier by

establishing

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

the per-node demotion targets based on the distances between

nodes.

Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM

nodes

Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines
Quoted 10 lines

with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion

order

Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines

does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an

interface to

Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines

override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the

page

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

allocation fallback order when all the nodes in a higher tier

are

Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines

out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the

memory

Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines

tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the

default

Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 5 lines

tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact

tier

Quoted 9 lines
Quoted 9 lines
Quoted 9 lines
Quoted 9 lines
Quoted 9 lines
Quoted 9 lines
Quoted 9 lines

a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic

same.

Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines
Quoted 4 lines

The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation

strategy

Quoted 52 lines
Quoted 52 lines
Quoted 52 lines
Quoted 52 lines
Quoted 52 lines
Quoted 52 lines
Quoted 36 lines

using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

- how to override the default memory tiers from user space

As in the following thread and email,

Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 7 lines
Quoted 3 lines

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines

So both the kernel default and driver-specific default tiers now

become kernel parameters that can be updated

Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines

if the user wants a different tier topology.

All memory that is not managed by a driver gets added to

default_memory_tier which got a default value of 200

Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines
Quoted 2 lines

For now, the only driver that is updated is dax kmem, which adds

the memory it manages to memory tier 100.

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

Later as we learn more about the device attributes (HMAT or

something similar) that we might want to use

Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines
Quoted 3 lines

to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this

series and later fine-tune/update

Quoted 6 lines
Quoted 6 lines
Quoted 6 lines
Quoted 6 lines
Quoted 1 line

the memory tier assignment based on device attributes.

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to

override

Quoted 1 line
Quoted 1 line
Quoted 1 line
Quoted 1 line

the default memory tiers. And we can use 0, 1, 2 as the default

memory

Quoted 5 lines
Quoted 5 lines
Quoted 5 lines
Quoted 3 lines

tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as

outlined in this series?

Quoted 1 line
Quoted 1 line
Quoted 1 line

One of the details that were mentioned earlier was the need to track

top-tier memory usage in a

Quoted 1 line
Quoted 1 line
Quoted 1 line

memcg and IIUC the patchset posted

https://lore.kernel.org/linux-mm/[email protected]

Quoted 1 line
Quoted 1 line
Quoted 1 line

can work with tier IDs too. Let me know if you think otherwise. So at

this point

Quoted 1 line
Quoted 1 line
Quoted 1 line

I am not sure which area we are still debating w.r.t the userspace

interface.

Quoted 2 lines
Quoted 2 lines
Quoted 2 lines

I will still keep the default tier IDs with a large range between

them. That will allow

Quoted 1 line
Quoted 1 line
Quoted 1 line

us to go back to tierID based demotion order if we can. That is much

simpler than using tierID and rank

Quoted 1 line
Quoted 1 line
Quoted 1 line

together. If we still want to go back to rank based approach the

tierID value won't have much

Quoted 3 lines
Quoted 3 lines
Quoted 3 lines

meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge

them?

Quoted 6 lines
Quoted 6 lines
Quoted 1 line

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace

so patch 6 can still be included.

Quoted 1 line
Quoted 1 line

It also exposes max_tier, default_tier, and node list of a memory tier.

All these are useful

Quoted 3 lines
Quoted 3 lines

and agreed upon. Hence patch 6 can be merged?

patch 8 - 10 -> are done based on the request from others and is

independent of how memory tiers

Quoted 3 lines
Quoted 3 lines

are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last

patches in the series so

Quoted 1 line
Quoted 1 line

that we can skip merging them based on what we conclude w.r.t usage of

rank.

Quoted 11 lines

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Yes. I think this is a good idea. We can discuss the in kernel implementation (without user space interface) in details and try to make it merged.

Quoted 7 lines

And we can continue our discussion of user space interface in a separate thread.

Best Regards,
Huang, Ying

I also agree that it is a good idea to split this patch series into the kernel and userspace parts.

The current sysfs interface provides more dynamic memtiers than what I have expected. Let's have more discussions on that after the kernel space changes are finalized.

Wei

reviewer
#24 lore raw
In reply to Huang, Ying
Quoted 218 lines · Ying
Quoted 208 lines · Yang Shi
Quoted 192 lines · Aneesh Kumar K V
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

Quoted 5 lines

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

Quoted 2 lines

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Yes. I think this is a good idea. We can discuss the in kernel implementation (without user space interface) in details and try to make it merged.

Quoted 6 lines

And we can continue our discussion of user space interface in a separate thread.

Best Regards,
Huang, Ying

I also agree that it is a good idea to split this patch series into the kernel and userspace parts.

The current sysfs interface provides more dynamic memtiers than what I have expected. Let's have more discussions on that after the kernel space changes are finalized.

Wei

#25 lore raw
In reply to Huang, Ying
Quoted 213 lines · Ying
Quoted 208 lines · Yang Shi
Quoted 192 lines · Aneesh Kumar K V
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

Quoted 5 lines

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

Quoted 2 lines

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Quoted 6 lines

Yes. I think this is a good idea. We can discuss the in kernel implementation (without user space interface) in details and try to make it merged.

And we can continue our discussion of user space interface in a separate thread.

Thanks. I will post patch 1 - 5 as a series for review.

-aneesh

#26 lore raw
Quoted 214 lines · Aneesh Kumar K V
Quoted 213 lines · Ying
Quoted 210 lines · Yang Shi
Quoted 192 lines · Aneesh Kumar K V
Quoted 175 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

Quoted 7 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

Looking at this again, I guess we just need to drop patch 7 mm/demotion: Add per node memory tier attribute to sysfs ?

We do agree to use the device model to expose memory tiers to userspace so patch 6 can still be included. It also exposes max_tier, default_tier, and node list of a memory tier. All these are useful and agreed upon. Hence patch 6 can be merged?

Quoted 5 lines

patch 8 - 10 -> are done based on the request from others and is independent of how memory tiers are exposed/created from userspace. Hence that can be merged?

If you agree I can rebase the series moving patch 7,11,12 as the last patches in the series so that we can skip merging them based on what we conclude w.r.t usage of rank.

I think the most controversial part is the user visible interfaces so far. And IIUC the series could be split roughly into two parts, patch 1 - 5 and others. The patch 1 -5 added the explicit memory tier support and fixed the issue reported by Jagdish. I think we are on the same page for this part. But I haven't seen any thorough review on those patches yet since we got distracted by spending most time discussing about the user visible interfaces.

So would it help to move things forward to submit patch 1 - 5 as a standalone series to get thorough review then get merged?

Quoted 8 lines
Quoted 6 lines

Yes. I think this is a good idea. We can discuss the in kernel implementation (without user space interface) in details and try to make it merged.

And we can continue our discussion of user space interface in a separate thread.

Thanks. I will post patch 1 - 5 as a series for review.

I think that you should add 8-10 too, that is, all in-kernel implementation except the user space interface part. Although I think we should squash 8/12 personally. We can discuss that further during review.

Best Regards,
Huang, Ying

#27 lore raw
In reply to Aneesh Kumar K V
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 4 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

I agree to get rid of "rank".

Quoted 2 lines

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

I hope that we can discuss with Johannes firstly. But it appears that he is busy recently.

Best Regards,
Huang, Ying

#28 lore raw
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

With all the approaches we discussed so far, a memory tier of a numa node can be changed.
ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches
posted here https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need
a stable pgdat->memtier we will have to prevent a node memory tier reassignment
while we have pages from the memory tier charged to a cgroup. This patchset should not
prevent such a restriction.

There are 3 knobs provided in this patchset.

1. kernel parameter to change default memory tier. Changing this applies only to new memory that is hotplugged. The existing node to memtier mapping remains the same.

2. module parameter to change dax kmem memory tier. Same as above.

3. Ability to change node to memory tier mapping via /sys/devices/system/node/nodeN/memtier . We should be able to add any restrictions w.r.t cgroup there.

Hence my observation is that the requirement for a stable node to memory tier mapping should not prevent the merging of this patch series.

Quoted 5 lines
Quoted 4 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Quoted 8 lines

I agree to get rid of "rank".

Quoted 2 lines

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

I hope that we can discuss with Johannes firstly. But it appears that he is busy recently.

-aneesh

#29 lore raw
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 6 lines

There are 3 knobs provided in this patchset.

1. kernel parameter to change default memory tier. Changing this applies only to new memory that is hotplugged. The existing node to memtier mapping remains the same.

2. module parameter to change dax kmem memory tier. Same as above.

Why do we need these 2 knobs? For example, we may use user space overridden mechanism suggested by Johannes.

Quoted 2 lines

3. Ability to change node to memory tier mapping via /sys/devices/system/node/nodeN/memtier . We should be able to add any restrictions w.r.t cgroup there.

I think that we have decided to delay this feature ([7/12])?

Best Regards,
Huang, Ying

Quoted 20 lines

Hence my observation is that the requirement for a stable node to memory tier mapping should not prevent the merging of this patch series.

Quoted 5 lines
Quoted 4 lines

I will still keep the default tier IDs with a large range between them. That will allow us to go back to tierID based demotion order if we can. That is much simpler than using tierID and rank together. If we still want to go back to rank based approach the tierID value won't have much meaning anyway.

Quoted 8 lines

I agree to get rid of "rank".

Quoted 2 lines

Any feedback on patches 1 - 5, so that I can request Andrew to merge them?

I hope that we can discuss with Johannes firstly. But it appears that he is busy recently.

-aneesh

#30 lore raw
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

-aneesh

#31 lore raw
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

Best Regards,
Huang, Ying

reviewer
#32 lore raw
Quoted 272 lines · Ying
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Quoted 6 lines

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

Best Regards,
Huang, Ying

Th "memory type" and "abstract distance" concepts sound to me similar to the memory tier "rank" idea.

We can have some well-defined type/distance/rank values, e.g. HBM, DRAM, CXL_DRAM, PMEM, CXL_PMEM, which a device can register with. The memory tiers will build from these values. It can be configurable to whether/how to collapse several values into a single tier.

Wei

#33 lore raw
Quoted 276 lines · Wei Xu
Quoted 275 lines · Ying
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

Quoted 6 lines
Quoted 3 lines

Best Regards,
Huang, Ying

Th "memory type" and "abstract distance" concepts sound to me similar to the memory tier "rank" idea.

Yes. "abstract distance" is similar as "rank".

Quoted 4 lines

We can have some well-defined type/distance/rank values, e.g. HBM, DRAM, CXL_DRAM, PMEM, CXL_PMEM, which a device can register with. The memory tiers will build from these values. It can be configurable to whether/how to collapse several values into a single tier.

The memory types are registered by drivers (such as kmem_dax). And the distances can come from SLIT, HMAT, and other firmware or driver specific information sources.

Per my understanding, this solution may make memory tier IDs more unstable. For example, the memory ID of a node may be changed after the user override the distance of a memory type. Although I think the overriding should be a rare operations, will it be a real issue for your use cases?

Best Regards,
Huang, Ying

#34 lore raw
Quoted 296 lines · Ying
Quoted 276 lines · Wei Xu
Quoted 275 lines · Ying
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier  

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

Quoted 6 lines
Quoted 3 lines

Best Regards,
Huang, Ying

Th "memory type" and "abstract distance" concepts sound to me similar to the memory tier "rank" idea.

Yes. "abstract distance" is similar as "rank".

Quoted 4 lines

We can have some well-defined type/distance/rank values, e.g. HBM, DRAM, CXL_DRAM, PMEM, CXL_PMEM, which a device can register with. The memory tiers will build from these values. It can be configurable to whether/how to collapse several values into a single tier.

The memory types are registered by drivers (such as kmem_dax). And the distances can come from SLIT, HMAT, and other firmware or driver specific information sources.

Quoted 5 lines

Per my understanding, this solution may make memory tier IDs more unstable. For example, the memory ID of a node may be changed after the user override the distance of a memory type. Although I think the overriding should be a rare operations, will it be a real issue for your use cases?

Not sure how common it is, but I'm aware of systems that have dynamic access characteristics. i.e. the bandwidth and latency of a access to a given memory device will change dynamically at runtime (typically due to something like hardware degradation / power saving etc). Potentially leading to memory in use needing to move in 'demotion order'. We could handle that with a per device tier and rank that changes...

Just thought I'd throw that out there to add to the complexity ;) I don't consider it important to support initially but just wanted to point out this will only get more complex over time.

Jonathan

Quoted 3 lines

Best Regards,
Huang, Ying

#35 lore raw

Hi, Jonathan,

Quoted 4 lines · Jonathan Cameron
Quoted 1 line · Ying

Wei Xu <[email protected]> writes:

[snip]

Quoted 28 lines
Quoted 15 lines
Quoted 3 lines

Th "memory type" and "abstract distance" concepts sound to me similar to the memory tier "rank" idea.

Yes. "abstract distance" is similar as "rank".

Quoted 4 lines

We can have some well-defined type/distance/rank values, e.g. HBM, DRAM, CXL_DRAM, PMEM, CXL_PMEM, which a device can register with. The memory tiers will build from these values. It can be configurable to whether/how to collapse several values into a single tier.

The memory types are registered by drivers (such as kmem_dax). And the distances can come from SLIT, HMAT, and other firmware or driver specific information sources.

Quoted 5 lines

Per my understanding, this solution may make memory tier IDs more unstable. For example, the memory ID of a node may be changed after the user override the distance of a memory type. Although I think the overriding should be a rare operations, will it be a real issue for your use cases?

Not sure how common it is, but I'm aware of systems that have dynamic access characteristics. i.e. the bandwidth and latency of a access to a given memory device will change dynamically at runtime (typically due to something like hardware degradation / power saving etc). Potentially leading to memory in use needing to move in 'demotion order'. We could handle that with a per device tier and rank that changes...

Quoted 4 lines

Just thought I'd throw that out there to add to the complexity ;) I don't consider it important to support initially but just wanted to point out this will only get more complex over time.

Thanks for your information!

If we make the mapping from the abstract distance range to the memory tier ID stable at some degree, the memory tier ID can be stable at some degree, e.g.,

abstract distance range         memory tier ID
1  -100                         0
101-200                         1
201-300                         2
301-400                         3
401-500                         4
500-                            5

Then if the abstract distance of a memory device changes at run time, its memory tier ID will change. But the memory tier ID of other memory devices can be unchanged.

If so, the memory tier IDs are unstable mainly when we change the mapping from the abstract distance range to memory tier ID.

Best Regards,
Huang, Ying

#36 lore raw
In reply to Wei Xu
Quoted 280 lines · Wei Xu
Quoted 272 lines · Ying
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier
400
:/sys/devices/system/memtier$

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node# echo 1 > node0/memtier
:/sys/devices/system/node# cat node0/memtier
:/sys/devices/system/node#

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier
:/sys/devices/system/node#
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node#
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Quoted 6 lines

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

Best Regards,
Huang, Ying

Quoted 7 lines

Th "memory type" and "abstract distance" concepts sound to me similar to the memory tier "rank" idea.

We can have some well-defined type/distance/rank values, e.g. HBM, DRAM, CXL_DRAM, PMEM, CXL_PMEM, which a device can register with. The memory tiers will build from these values. It can be configurable to whether/how to collapse several values into a single tier.

But then we also don't want to not use it directly for demotion order. Instead, we can use tierID. The memory type to memory tier assignment can be fine-tuned using device attribute/"abstract distance"/rank/userspace override etc.

-aneesh

#37 lore raw
In reply to Huang, Ying
Quoted 263 lines · Ying
Quoted 239 lines · Aneesh Kumar K V
Quoted 207 lines · Ying
Quoted 196 lines · Aneesh Kumar K V
Quoted 186 lines · Ying
Quoted 169 lines · Aneesh Kumar K V
Quoted 159 lines · Ying
Quoted 148 lines · Aneesh Kumar K V
Quoted 132 lines · Ying

Hi, Aneesh,

Quoted 116 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 
Quoted 4 lines

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier

Thanks a lot for your patchset.

Per my understanding, we haven't reach consensus on

- how to create the default memory tiers in kernel (via abstract distance provided by drivers? Or use SLIT as the first step?)

Quoted 7 lines

- how to override the default memory tiers from user space

As in the following thread and email,

https://lore.kernel.org/lkml/[email protected]/

I think that we need to finalized on that firstly?

I did list the proposal here

https://lore.kernel.org/linux-mm/[email protected]

So both the kernel default and driver-specific default tiers now become kernel parameters that can be updated if the user wants a different tier topology.

Quoted 8 lines

All memory that is not managed by a driver gets added to default_memory_tier which got a default value of 200

For now, the only driver that is updated is dax kmem, which adds the memory it manages to memory tier 100. Later as we learn more about the device attributes (HMAT or something similar) that we might want to use to control the tier assignment this can be a range of memory tiers.

Based on the above, I guess we can merge what is posted in this series and later fine-tune/update the memory tier assignment based on device attributes.

Quoted 8 lines

Sorry for late reply.

As the first step, it may be better to skip the parts that we haven't reached consensus yet, for example, the user space interface to override the default memory tiers. And we can use 0, 1, 2 as the default memory tier IDs. We can refine/revise the in-kernel implementation, but we cannot change the user space ABI.

Quoted 5 lines

Can you help list the use case that will be broken by using tierID as outlined in this series? One of the details that were mentioned earlier was the need to track top-tier memory usage in a memcg and IIUC the patchset posted https://lore.kernel.org/linux-mm/[email protected]
can work with tier IDs too. Let me know if you think otherwise. So at this point
I am not sure which area we are still debating w.r.t the userspace interface.

In

https://lore.kernel.org/lkml/[email protected]/

per my understanding, Johannes suggested to override the kernel default memory tiers with "abstract distance" via drivers implementing memory devices. As you said in another email, that is related to [7/12] of the series. And we can table it for future.

Quoted 8 lines

And per my understanding, he also suggested to make memory tier IDs dynamic. For example, after the "abstract distance" of a driver is overridden by users, the total number of memory tiers may be changed, and the memory tier ID of some nodes may be changed too. This will make memory tier ID easier to be understood, but more unstable. For example, this will make it harder to specify the per-memory-tier memory partition for a cgroup.

Quoted 8 lines

With all the approaches we discussed so far, a memory tier of a numa node can be changed. ie, pgdat->memtier can change anytime. The per memcg top tier mem usage tracking patches posted here
https://lore.kernel.org/linux-mm/cefeb63173fa0fac7543315a2abbd4b5a1b25af8.1655242024.git.tim.c.chen@linux.intel.com/
doesn't consider the node movement from one memory tier to another. If we need a stable pgdat->memtier we will have to prevent a node memory tier reassignment while we have pages from the memory tier charged to a cgroup. This patchset should not prevent such a restriction.

Quoted 6 lines

Absolute stableness doesn't exist even in "rank" based solution. But "rank" can improve the stableness at some degree. For example, if we move the tier of HBM nodes (from below DRAM to above DRAM), the DRAM nodes can keep its memory tier ID stable. This may be not a real issue finally. But we need to discuss that.

I agree that using ranks gives us the flexibility to change demotion order without being blocked by cgroup usage. But how frequently do we expect the tier assignment to change? My expectation was these reassignments are going to be rare and won't happen frequently after a system is up and running? Hence using tierID for demotion order won't prevent a node reassignment much because we don't expect to change the node tierID during runtime. In the rare case we do, we will have to make sure there is no cgroup usage from the specific memory tier.

Even if we use ranks, we will have to avoid a rank update, if such an update can change the meaning of top tier? ie, if a rank update can result in a node being moved from top tier to non top tier.

Quoted 9 lines

Tim has suggested to use top-tier(s) memory partition among cgroups. But I don't think that has been finalized. We may use per-memory-tier memory partition among cgroups. I don't know whether Wei will use that (may be implemented in the user space).

And, if we thought stableness between nodes and memory tier ID isn't important. Why should we use sparse memory device IDs (that is, 100, 200, 300)? Why not just 0, 1, 2, ...? That looks more natural.

Quoted 5 lines

The range allows us to use memtier ID for demotion order. ie, as we start initializing devices with different attributes via dax kmem, there will be a desire to assign them to different tierIDs. Having default memtier ID (DRAM) at 200 enables us to put these devices in the range [0 - 200) without updating the node to memtier mapping of existing NUMA nodes (ie, without updating default memtier).

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

Quoted 7 lines

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Making sure we all agree on the details.

In the proposal https://lore.kernel.org/linux-mm/[email protected]
instead of calling it "abstract distance" I was referring it as device
attributes.

Johannes also suggested these device attributes/"abstract distance" to be used to derive the memory tier to which the memory type/memory device will be assigned.

So dax kmem would manage different types of memory and based on the device attributes, we would assign them to different memory tiers (memory tiers in the range [0-200)).

Now the additional detail here is that we might add knobs that will be used by dax kmem to fine-tune memory types to memory tiers assignment. On updating these knob values, the kernel should rebuild the entire memory tier hierarchy. (earlier I was considering only newly added memory devices will get impacted by such a change. But I agree it makes sense to rebuild the entire hierarchy again) But that rebuilding will be restricted to dax kmem driver.

Quoted 3 lines

Personally, I think the system above makes sense. But I think we need to make sure whether it satisfies the requirements.

-aneesh

#38 lore raw
Quoted 1 line · Aneesh Kumar K.V

"Huang, Ying" <[email protected]> writes:

[snip]

Quoted 39 lines
Quoted 17 lines

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

Quoted 7 lines

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Making sure we all agree on the details.

In the proposal https://lore.kernel.org/linux-mm/[email protected]
instead of calling it "abstract distance" I was referring it as device
attributes.

Johannes also suggested these device attributes/"abstract distance" to be used to derive the memory tier to which the memory type/memory device will be assigned.

So dax kmem would manage different types of memory and based on the device attributes, we would assign them to different memory tiers (memory tiers in the range [0-200)).

Quoted 8 lines

Now the additional detail here is that we might add knobs that will be used by dax kmem to fine-tune memory types to memory tiers assignment. On updating these knob values, the kernel should rebuild the entire memory tier hierarchy. (earlier I was considering only newly added memory devices will get impacted by such a change. But I agree it makes sense to rebuild the entire hierarchy again) But that rebuilding will be restricted to dax kmem driver.

Thanks for explanation and pointer. Per my understanding, memory types and memory devices including abstract distances are used to describe the *physical* memory devices, not *policy*. We may add more physical attributes to these memory devices, such as, latency, throughput, etc. I think we can reach consensus on this point?

In contrast, memory tiers are more about policy, such as demotion/promotion, interleaving and possible partition among cgroups. How to derive memory tiers from memory types (or devices)? We have multiple choices.

Per my understanding, Johannes suggested to use some policy parameters such as distance granularity (e.g., if granularity is 100, then memory devices with abstract distance 0-100, 100-200, 200-300, ... will be put to memory tier 0, 1, 2, ...) to build the memory tiers. Distance granularity may be not flexible enough, we may need something like a set of cutoffs or range, e.g., 50, 100, 200, 500, or 0-50, 50-100, 100-200, 200-500, >500. These policy parameters should be overridable from user space.

And per my understanding, you suggested to place memory devices to memory tiers directly via a knob of memory types (or memory devices). e.g., memory_type/memtier can be written to place the memory devices of the memory_type to the specified memtier. Or via memorty_type/distance_offset to do that.

Best Regards,
Huang, Ying

[snip]

#39 lore raw
Quoted 60 lines · Ying
Quoted 1 line · Aneesh Kumar K.V

"Huang, Ying" <[email protected]> writes:

[snip]

Quoted 39 lines
Quoted 17 lines

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

Quoted 7 lines

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Making sure we all agree on the details.

In the proposal https://lore.kernel.org/linux-mm/[email protected]
instead of calling it "abstract distance" I was referring it as device
attributes.

Johannes also suggested these device attributes/"abstract distance" to be used to derive the memory tier to which the memory type/memory device will be assigned.

So dax kmem would manage different types of memory and based on the device attributes, we would assign them to different memory tiers (memory tiers in the range [0-200)).

Quoted 8 lines

Now the additional detail here is that we might add knobs that will be used by dax kmem to fine-tune memory types to memory tiers assignment. On updating these knob values, the kernel should rebuild the entire memory tier hierarchy. (earlier I was considering only newly added memory devices will get impacted by such a change. But I agree it makes sense to rebuild the entire hierarchy again) But that rebuilding will be restricted to dax kmem driver.

Thanks for explanation and pointer. Per my understanding, memory types and memory devices including abstract distances are used to describe the *physical* memory devices, not *policy*. We may add more physical attributes to these memory devices, such as, latency, throughput, etc. I think we can reach consensus on this point?

Quoted 5 lines

In contrast, memory tiers are more about policy, such as demotion/promotion, interleaving and possible partition among cgroups. How to derive memory tiers from memory types (or devices)? We have multiple choices.

agreed to the above.

Quoted 9 lines

Per my understanding, Johannes suggested to use some policy parameters such as distance granularity (e.g., if granularity is 100, then memory devices with abstract distance 0-100, 100-200, 200-300, ... will be put to memory tier 0, 1, 2, ...) to build the memory tiers. Distance granularity may be not flexible enough, we may need something like a set of cutoffs or range, e.g., 50, 100, 200, 500, or 0-50, 50-100, 100-200, 200-500, >500. These policy parameters should be overridable from user space.

The term distance was always confusing to me. Instead, I was generalizing it as an attribute. The challenge with the term distance for me was in clarifying the distance of this memory device from where? Instead, it is much simpler to group devices based on device attributes such as write latency.

So everything you explained above is correct, except we describe it in terms of a single device attribute or a combination of multiple device attributes. We could convert a combination of multiple device attribute to an "abstract distance". Such an "abstract distance" is derived based on different device attribute values with policy parameters overridable from userspace.

Quoted 6 lines

And per my understanding, you suggested to place memory devices to memory tiers directly via a knob of memory types (or memory devices). e.g., memory_type/memtier can be written to place the memory devices of the memory_type to the specified memtier. Or via memorty_type/distance_offset to do that.

What I explained above is what I would expect the kernel to do by default. Before we can reach there we need to get a better understanding of which device attribute describes the grouping of memory devices to a memory tier. Do we need latency-based grouping or bandwidth-based grouping? Till then userspace can place these devices to different memory tiers. Hence the addition of /sys/devices/system/node/nodeN/memtier write feature which moves a memory node to a specific memory tier.

I am not suggesting we override the memory types from userspace.

-aneesh

#40 lore raw
Quoted 79 lines · Aneesh Kumar K V
Quoted 60 lines · Ying
Quoted 1 line · Aneesh Kumar K.V

"Huang, Ying" <[email protected]> writes:

[snip]

Quoted 39 lines
Quoted 17 lines

I believe that sparse memory tier IDs can make memory tier more stable in some cases. But this is different from the system suggested by Johannes. Per my understanding, with Johannes' system, we will

- one driver may online different memory types (such as kmem_dax may online HBM, PMEM, etc.)

- one memory type manages several memory nodes (NUMA nodes)

- one "abstract distance" for each memory type

- the "abstract distance" can be offset by user space override knob

- memory tiers generated dynamic from different memory types according "abstract distance" and overridden "offset"

Quoted 7 lines

- the granularity to group several memory types into one memory tier can be overridden via user space knob

In this way, the memory tiers may be changed totally after user space overridden. It may be hard to link memory tiers before/after the overridden. So we may need to reset all per-memory-tier configuration, such as cgroup paritation limit or interleave weight, etc.

Making sure we all agree on the details.

In the proposal https://lore.kernel.org/linux-mm/[email protected]
instead of calling it "abstract distance" I was referring it as device
attributes.

Johannes also suggested these device attributes/"abstract distance" to be used to derive the memory tier to which the memory type/memory device will be assigned.

So dax kmem would manage different types of memory and based on the device attributes, we would assign them to different memory tiers (memory tiers in the range [0-200)).

Quoted 8 lines

Now the additional detail here is that we might add knobs that will be used by dax kmem to fine-tune memory types to memory tiers assignment. On updating these knob values, the kernel should rebuild the entire memory tier hierarchy. (earlier I was considering only newly added memory devices will get impacted by such a change. But I agree it makes sense to rebuild the entire hierarchy again) But that rebuilding will be restricted to dax kmem driver.

Thanks for explanation and pointer. Per my understanding, memory types and memory devices including abstract distances are used to describe the *physical* memory devices, not *policy*. We may add more physical attributes to these memory devices, such as, latency, throughput, etc. I think we can reach consensus on this point?

Quoted 5 lines

In contrast, memory tiers are more about policy, such as demotion/promotion, interleaving and possible partition among cgroups. How to derive memory tiers from memory types (or devices)? We have multiple choices.

agreed to the above.

Quoted 9 lines

Per my understanding, Johannes suggested to use some policy parameters such as distance granularity (e.g., if granularity is 100, then memory devices with abstract distance 0-100, 100-200, 200-300, ... will be put to memory tier 0, 1, 2, ...) to build the memory tiers. Distance granularity may be not flexible enough, we may need something like a set of cutoffs or range, e.g., 50, 100, 200, 500, or 0-50, 50-100, 100-200, 200-500, >500. These policy parameters should be overridable from user space.

Quoted 2 lines

The term distance was always confusing to me. Instead, I was generalizing it as an attribute.

Attributes sounds too general to me :-)

Quoted 3 lines

The challenge with the term distance for me was in clarifying the distance of this memory device from where? Instead, it is much simpler to group devices based on device attributes such as write latency.

Per my understanding, the "distance" here is the distance from local CPUs, that is, get rid of the influence of NUMA topology as much as possible.

There may be other memory accessing initiators in the system, such as GPU, etc. But we don't want to have different memory tiers for each initiators, so we mainly consider CPUs. The device drivers of other initiators may consider other type of memory tiers.

The "distance" characters the latency of the memory device under typical memory throughput in the system. So it characterizes both latency and throughput, because the latency will increase with the throughput. This one of reasons we need to override the default distance, because the typical memory throughput may be different among different workloads.

The "abstract distance" can come from SLIT, HMAT firstly. Then we can try to explore the other possible sources of information.

Quoted 3 lines

So everything you explained above is correct, except we describe it in terms of a single device attribute or a combination of multiple device attributes. We could convert a combination of multiple device attribute to an "abstract distance".

Sounds good to me.

Quoted 2 lines

Such an "abstract distance" is derived based on different device attribute values with policy parameters overridable from userspace.

I think "abstract distance" is different from policy parameters.

Quoted 7 lines
Quoted 6 lines

And per my understanding, you suggested to place memory devices to memory tiers directly via a knob of memory types (or memory devices). e.g., memory_type/memtier can be written to place the memory devices of the memory_type to the specified memtier. Or via memorty_type/distance_offset to do that.

Quoted 8 lines

What I explained above is what I would expect the kernel to do by default. Before we can reach there we need to get a better understanding of which device attribute describes the grouping of memory devices to a memory tier. Do we need latency-based grouping or bandwidth-based grouping? Till then userspace can place these devices to different memory tiers. Hence the addition of /sys/devices/system/node/nodeN/memtier write feature which moves a memory node to a specific memory tier.

I am not suggesting we override the memory types from userspace.

OK. I don't think we need this. We can examine the target solution above and try to find any issue with it.

Best Regards,
Huang, Ying

#41 lore raw
In reply to Aneesh Kumar K.V
Quoted 204 lines · Aneesh Kumar K.V

The current kernel has the basic memory tiering support: Inactive pages on a higher tier NUMA node can be migrated (demoted) to a lower tier NUMA node to make room for new allocations on the higher tier NUMA node. Frequently accessed pages on a lower tier NUMA node can be migrated (promoted) to a higher tier NUMA node to improve the performance.

In the current kernel, memory tiers are defined implicitly via a demotion path relationship between NUMA nodes, which is created during the kernel initialization and updated when a NUMA node is hot-added or hot-removed. The current implementation puts all nodes with CPU into the top tier, and builds the tier hierarchy tier-by-tier by establishing the per-node demotion targets based on the distances between nodes.

This current memory tier kernel interface needs to be improved for several important use cases:

* The current tier initialization code always initializes each memory-only NUMA node into a lower tier. But a memory-only NUMA node may have a high performance memory device (e.g. a DRAM device attached via CXL.mem or a DRAM-backed memory-only node on a virtual machine) and should be put into a higher tier.

* The current tier hierarchy always puts CPU nodes into the top tier. But on a system with HBM (e.g. GPU memory) devices, these memory-only HBM NUMA nodes should be in the top tier, and DRAM nodes with CPUs are better to be placed into the next lower tier.

* Also because the current tier hierarchy always puts CPU nodes into the top tier, when a CPU is hot-added (or hot-removed) and triggers a memory node from CPU-less into a CPU node (or vice versa), the memory tier hierarchy gets changed, even though no memory node is added or removed. This can make the tier hierarchy unstable and make it difficult to support tier-based memory accounting.

* A higher tier node can only be demoted to selected nodes on the next lower tier as defined by the demotion path, not any other node from any lower tier. This strict, hard-coded demotion order does not work in all use cases (e.g. some use cases may want to allow cross-socket demotion to another node in the same demotion tier as a fallback when the preferred demotion node is out of space), and has resulted in the feature request for an interface to override the system-wide, per-node demotion order from the userspace. This demotion order is also inconsistent with the page allocation fallback order when all the nodes in a higher tier are out of space: The page allocation can fall back to any node from any lower tier, whereas the demotion order doesn't allow that.

* There are no interfaces for the userspace to learn about the memory tier hierarchy in order to optimize its memory allocations.

This patch series make the creation of memory tiers explicit under the control of userspace or device driver.

Memory Tier Initialization
==========================

By default, all memory nodes are assigned to the default tier with tier ID value 200.

A device driver can move up or down its memory nodes from the default tier. For example, PMEM can move down its memory nodes below the default tier, whereas GPU can move up its memory nodes above the default tier.

The kernel initialization code makes the decision on which exact tier a memory node should be assigned to based on the requests from the device drivers as well as the memory device hardware information provided by the firmware.

Hot-adding/removing CPUs doesn't affect memory tier hierarchy.

Memory Allocation for Demotion
==============================
This patch series keep the demotion target page allocation logic same. The demotion page allocation pick the closest NUMA node in the next lower tier to the current NUMA node allocating pages from.

This will be later improved to use the same page allocation strategy using fallback list.

Sysfs Interface:
-------------
Listing current list of memory tiers details:

:/sys/devices/system/memtier$ ls
default_tier max_tier  memtier1  power  uevent
:/sys/devices/system/memtier$ cat default_tier
memtier200
:/sys/devices/system/memtier$ cat max_tier 
400
:/sys/devices/system/memtier$ 

Per node memory tier details:

For a cpu only NUMA node:

:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# echo 1 > node0/memtier 
:/sys/devices/system/node# cat node0/memtier 
:/sys/devices/system/node# 

For a NUMA node with memory:

:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# echo 2 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  memtier2  power  uevent
:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# 

Removing a memory tier

:/sys/devices/system/node# cat node1/memtier 
2
:/sys/devices/system/node# echo 1 > node1/memtier 
:/sys/devices/system/node# 
:/sys/devices/system/node# cat node1/memtier 
1
:/sys/devices/system/node# 
:/sys/devices/system/node# ls ../memtier/
default_tier  max_tier  memtier1  power  uevent
:/sys/devices/system/node# 

The above resulted in removal of memtier2 which was created in the earlier step.

Changes from v7:
* Fix kernel crash with demotion.
* Improve documentation.

Changes from v6:
* Drop the usage of rank.
* Address other review feedback.

Changes from v5:
* Remove patch supporting N_MEMORY node removal from memory tiers. memory tiers are going to be used for features other than demotion. Hence keep all N_MEMORY nodes in memory tiers irrespective of whether they want to participate in promotion or demotion.
* Add NODE_DATA->memtier
* Rearrage patches to add sysfs files later.
* Add support to create memory tiers from userspace.
* Address other review feedback.

Changes from v4:
* Address review feedback.
* Reverse the meaning of "rank": higher rank value means higher tier.
* Add "/sys/devices/system/memtier/default_tier".
* Add node_is_toptier

v4:
Add support for explicit memory tiers and ranks.

v3:
- Modify patch 1 subject to make it more specific
- Remove /sys/kernel/mm/numa/demotion_targets interface, use /sys/devices/system/node/demotion_targets instead and make it writable to override node_states[N_DEMOTION_TARGETS].
- Add support to view per node demotion targets via sysfs

v2:
In v1, only 1st patch of this patch series was sent, which was implemented to avoid some of the limitations on the demotion target sharing, however for certain numa topology, the demotion targets found by that patch was not most optimal, so 1st patch in this series is modified according to suggestions from Huang and Baolin. Different examples of demotion list comparasion between existing implementation and changed implementation can be found in the commit message of 1st patch.

Aneesh Kumar K.V (10):
mm/demotion: Add support for explicit memory tiers mm/demotion: Move memory demotion related code mm/demotion/dax/kmem: Set node's memory tier to MEMORY_TIER_PMEM mm/demotion: Add hotplug callbacks to handle new numa node onlined mm/demotion: Build demotion targets based on explicit memory tiers mm/demotion: Expose memory tier details via sysfs mm/demotion: Add per node memory tier attribute to sysfs mm/demotion: Add pg_data_t member to track node memory tier details mm/demotion: Update node_is_toptier to work with memory tiers mm/demotion: Add sysfs ABI documentation

Jagdish Gediya (2):
mm/demotion: Demote pages according to allocation fallback order mm/demotion: Add documentation for memory tiering

 .../ABI/testing/sysfs-kernel-mm-memory-tiers  |  61 ++
 Documentation/admin-guide/mm/index.rst        |   1 +
 .../admin-guide/mm/memory-tiering.rst         | 192 +++++
 drivers/base/node.c                           |  42 +
 drivers/dax/kmem.c                            |   6 +-
 include/linux/memory-tiers.h                  |  72 ++
 include/linux/migrate.h                       |  15 -
 include/linux/mmzone.h                        |   3 +
 include/linux/node.h                          |   5 -
 mm/Makefile                                   |   1 +
 mm/huge_memory.c                              |   1 +
 mm/memory-tiers.c                             | 791 ++++++++++++++++++
 mm/migrate.c                                  | 453 +---------
Quoted 9 lines
 mm/mprotect.c                                 |   1 +
 mm/vmscan.c                                   |  59 +-
 mm/vmstat.c                                   |   4 -
 16 files changed, 1215 insertions(+), 492 deletions(-)
 create mode 100644 Documentation/ABI/testing/sysfs-kernel-mm-memory-tiers
 create mode 100644 Documentation/admin-guide/mm/memory-tiering.rst
 create mode 100644 include/linux/memory-tiers.h
 create mode 100644 mm/memory-tiers.c

Gentle ping. Any objections for this series?

-aneesh