nVMX: Nested VMX, v7
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest28 patches 11 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/28 | nVMX: Add "nested" module option to vmx.carch/ | +8 | 0 replies | |
| 2/28 | nVMX: Add VMX and SVM to list of supported cpuid featuresarch/ | +2 | 2 replies | |
| 3/28 | nVMX: Implement VMXON and VMXOFFarch/ | +100 | 0 replies | |
| 4/28 | nVMX: Allow setting the VMXE bit in CR4arch/ arch/ arch/ +1 more | +18 | 0 replies | |
| 5/28 | nVMX: Introduce vmcs12: a VMCS structure for L1arch/ | +64 | 0 replies | |
| 6/28 | nVMX: Implement reading and writing of VMX MSRsarch/ arch/ | +122 | 1 reply | |
| 7/28 | nVMX: Decoding memory operands of VMX instructionsarch/ arch/ arch/ | +64 | 1 reply | |
| 8/28 | nVMX: Hold a vmcs02 for each vmcs12arch/ | +96 | 1 reply | |
| 9/28 | nVMX: Add VMCS fields to the vmcs12arch/ | +295 | 2 replies | |
| 10/28 | nVMX: Success/failure of VMX instructions.arch/ arch/ | +61 | 0 replies | |
| 11/28 | nVMX: Implement VMCLEARarch/ | +59 | 0 replies | |
| 12/28 | nVMX: Implement VMPTRLDarch/ | +60 | 0 replies | |
| 13/28 | nVMX: Implement VMPTRSTarch/ arch/ arch/ | +31 | 0 replies | |
| 14/28 | nVMX: Implement VMREAD and VMWRITEarch/ | +169 | 0 replies | |
| 15/28 | nVMX: Prepare vmcs02 from vmcs01 and vmcs12arch/ | +409 | 0 replies | |
| 16/28 | nVMX: Move register-syncing to a functionarch/ | +10 | 0 replies | |
| 17/28 | nVMX: Implement VMLAUNCH and VMRESUMEarch/ | +232 | 0 replies | |
| 18/28 | nVMX: No need for handle_vmx_insn function any morearch/ | +0 | 0 replies | |
| 19/28 | nVMX: Exiting from L2 to L1arch/ | +233 | 1 reply | |
| 20/28 | nVMX: Deciding if L0 or L1 should handle an L2 exitarch/ | +217 | 0 replies | |
| 21/28 | nVMX: Correct handling of interrupt injectionarch/ | +33 | 0 replies | |
| 22/28 | nVMX: Correct handling of exception injectionarch/ | +26 | 0 replies | |
| 23/28 | nVMX: Correct handling of idt vectoring infoarch/ | +32 | 0 replies | |
| 24/28 | nVMX: Handling of CR0 and CR4 modifying instructionsarch/ | +51 | 1 reply | |
| 25/28 | nVMX: Further fixes for lazy FPU loadingarch/ | +35 | 1 reply | |
| 26/28 | nVMX: Additional TSC-offset handlingarch/ | +11 | 0 replies | |
| 27/28 | nVMX: Miscellenous small correctionsarch/ | +1 | 0 replies | |
| 28/28 | nVMX: DocumentationDocumentation/ | +237 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/28] nVMX: Nested VMX, v7
Hi,
This is the seventh iteration of the nested VMX patch set. It fixes a bunch of bugs in the previous iteration, and in particular it now works correctly with EPT in the L0 hypervisor, so "ept=0" no longer needs to be specified.
This new set of patches should apply to the current KVM trunk (I checked with 66fc6be8d2b04153b753182610f919faf9c705bc). In particular it uses the recently added is_guest_mode() function (common to both nested svm and vmx) instead of inventing our own flag.
About nested VMX:
-----------------
The following 28 patches implement nested VMX support. This feature enables a guest to use the VMX APIs in order to run its own nested guests. In other words, it allows running hypervisors (that use VMX) under KVM. Multiple guest hypervisors can be run concurrently, and each of those can in turn host multiple guests.
The theory behind this work, our implementation, and its performance characteristics were presented in OSDI 2010 (the USENIX Symposium on Operating Systems Design and Implementation). Our paper was titled "The Turtles Project: Design and Implementation of Nested Virtualization", and was awarded "Jay Lepreau Best Paper". The paper is available online, at:
http://www.usenix.org/events/osdi10/tech/full_papers/Ben-Yehuda.pdf
This patch set does not include all the features described in the paper. In particular, this patch set is missing nested EPT (shadow page tables are used in L1, while L0 can use shadow page tables or EPT). It is also missing some features required to run VMWare Server as a guest. These missing features will be sent as follow-on patchs.
Running nested VMX:
------------------
The current patches have a number of requirements, which will be relaxed in follow-on patches:
1. This version was only tested with KVM (64-bit) as a guest hypervisor, and Linux as a nested guest.
2. SMP is supported in the code, but is unfortunately buggy in this version and often leads to hangs. Use the "nosmp" option in the L0 (topmost) kernel to avoid this bug (and to reduce your performance ;-))..
3. No modifications are required to user space (qemu). However, qemu does not currently list "VMX" as a CPU feature in its emulated CPUs (even when they are named after CPUs that do normally have VMX). Therefore, the "-cpu host" option should be given to qemu, to tell it to support CPU features which exist in the host - and in particular VMX.
This requirement can be made unnecessary by a trivial patch to qemu (which I will submit in the future).
4. The nested VMX feature is currently disabled by default. It must be explicitly enabled with the "nested=1" option to the kvm-intel module.
5. Nested VPID is not properly supported in this version. You must give the "vpid=0" module options to kvm-intel to turn this feature off.
Patch statistics:
-----------------
Documentation/kvm/nested-vmx.txt | 237 ++ arch/x86/include/asm/kvm_host.h | 2 arch/x86/include/asm/vmx.h | 31 arch/x86/kvm/svm.c | 6 arch/x86/kvm/vmx.c | 2416 ++++++++++++++++++++++++++++- arch/x86/kvm/x86.c | 16 arch/x86/kvm/x86.h | 6 7 files changed, 2676 insertions(+), 38 deletions(-)
--
Nadav Har'El
IBM Haifa Research Lab