SCM fixes and updates
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest4 patches 28 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/4 | msm: scm: Mark inline asm as volatilearch/ | +2 | 9 replies | |
| 2/4 | msm: scm: Fix improper register assignmentarch/ | +5 | 10 replies | |
| 3/4 | msm: scm: Check for interruption immediatelyarch/ | +27 | 0 replies | |
| 4/4 | msm: scm: Get cacheline size from CTRarch/ | +12 | 7 replies |
Reviews trailers per patch
1 of 4 patches has a Reviewed-by or Acked-by.
| Patch | Will Deacon |
|---|---|
| 1/4 | A-b |
| 2/4 | |
| 3/4 | |
| 4/4 |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 0/4] SCM fixes and updates
These are a few updates to SCM. The first two patches fix some bad code generation. The next patch saves a couple instructions on the slow path and the final patch determines the cacheline size dynamically instead of statically.
Stephen Boyd (4):
msm: scm: Mark inline asm as volatile
msm: scm: Fix improper register assignment
msm: scm: Check for interruption immediately
msm: scm: Get cacheline size from CTR
arch/arm/mach-msm/scm.c | 75 +++++++++++++++++++++++++++------------------- 1 files changed, 44 insertions(+), 31 deletions(-)
Signature · 2 lines
Sent by an employee of the Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.