drm/msm/mdp5: Refactor CTL code
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest2 patches 0 repliesNew
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/2 | drm/msm/mdp5: Allocate CTL for each display interfacedrivers/ drivers/ drivers/ +4 more | +76 | 0 replies | |
| 2/2 | drm/msm/mdp5: Allocate CTL0/1 for dual DSI single FLUSHdrivers/ drivers/ drivers/ +1 more | +129 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/2] drm/msm/mdp5: Refactor CTL code
Instead of allocating CTL for each CRTC, we start to associate CTL to each display interface, which reflects real HW requirement. It also helps in making use of HW single FLUSH feature to sync between dual DSI pipes.
Hai Li (2):
drm/msm/mdp5: Allocate CTL for each display interface drm/msm/mdp5: Allocate CTL0/1 for dual DSI single FLUSH
drivers/gpu/drm/msm/mdp/mdp5/mdp5_cmd_encoder.c | 12 +- drivers/gpu/drm/msm/mdp/mdp5/mdp5_crtc.c | 26 +--- drivers/gpu/drm/msm/mdp/mdp5/mdp5_ctl.c | 179 ++++++++++++++++++------ drivers/gpu/drm/msm/mdp/mdp5/mdp5_ctl.h | 13 +- drivers/gpu/drm/msm/mdp/mdp5/mdp5_encoder.c | 18 ++- drivers/gpu/drm/msm/mdp/mdp5/mdp5_kms.c | 38 +++-- drivers/gpu/drm/msm/mdp/mdp5/mdp5_kms.h | 8 +- 7 files changed, 200 insertions(+), 94 deletions(-)
Signature · 2 lines
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, hosted by The Linux Foundation