Skip to content

RFC Make unknown semihosting calls non-fatal

Christopher Covington qemu-devel 1 version In review

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 RFC Latest14 patches 8 repliesIn review

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/14Make unknown semihosting calls non-fataltarget-arm/arm-semi.c+3 -42 replies
2/14Added semihosting support for A64 in full-system modeinclude/exec/softmmu-semi.h target-arm/arm-semi.c target-arm/cpu.h +4 more+174 -311 reply
3/14Fix makefileMakefile+5 -10 replies
4/14Modify load exclusive/store exclusive to use physical addresses with the monitortarget-arm/helper-a64.h target-arm/helper.c target-arm/translate-a64.c+47 -21 reply
5/14Fixed TLB invalidate ops.target-arm/helper.c+30 -380 replies
6/14Added support for block profiling for AArch32 and Aarch64Makefile.objs bbv_profiler.c bbv_profiler.h +9 more+850 -50 replies
7/14Add PMU to ARM virt platformhw/arm/virt.c target-arm/cpu-qom.h target-arm/cpu.c +2 more+32 -100 replies
8/14Add instruction-counting infrastructure to target-arminclude/exec/cpu-defs.h target-arm/helper.c target-arm/helper.h +2 more+67 -160 replies
9/14Implement remaining PMU functionalitytarget-arm/cpu-qom.h target-arm/cpu.c target-arm/cpu.h +2 more+425 -1565 replies
10/14bbvec: Move mode/PID change detection to register writestarget-arm/cpu.h target-arm/helper-a64.c target-arm/helper.c +3 more+43 -170 replies
11/14Print bbvec stats on 'magic' exceptionsbbv_profiler.c bbv_profiler.h target-arm/helper-a64.c +1 more+38 -00 replies
12/14bbvec: Detect mode changes after uncached_cpsr updatetarget-arm/helper.c+3 -30 replies
13/14Enable negative icount values for QEMU.cpus.c target-arm/helper.c+27 -40 replies
14/14bbvec: Properly detect conditional thumb2 branching instructionstarget-arm/translate.c+261 -30 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread