drm/msm/dsi: Dual DSI and 8x96 PHY/PLL support
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest10 patches 2 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/10 | drm/msm/dsi: Don't error if a DSI host doesn't have a device connecteddrivers/ | +5 | 0 replies | |
| 2/10 | drm/msm/dsi: Add 8x96 info in dsi_cfgdrivers/ drivers/ | +26 | 0 replies | |
| 3/10 | drm/msm/dsi: Add a PHY op that initializes version specific stuffdrivers/ drivers/ drivers/ +2 more | +30 | 0 replies | |
| 4/10 | drm/msm/dsi: Return more timings from PHY to hostdrivers/ drivers/ drivers/ +2 more | +41 | 0 replies | |
| 5/10 | drm/msm/dsi: Pass down use case to PHYdrivers/ drivers/ drivers/ +1 more | +52 | 0 replies | |
| 6/10 | drm/msm/dsi: Reset both PHYs before clock operation for dual DSIdrivers/ drivers/ drivers/ | +43 | 0 replies | |
| 7/10 | drm/msm/dsi: Move PHY operations out of hostdrivers/ drivers/ drivers/ +5 more | +172 | 0 replies | |
| 8/10 | drm/msm/dsi: Udpate generated headers for 14nm PHY and PLLdrivers/ | +252 | 0 replies | |
| 9/10 | drm/msm/dsi: Add new method to calculate 14nm PHY timingsdrivers/ drivers/ | +127 | 0 replies | |
| 10/10 | drm/msm/dsi: Add PHY/PLL for 8x96drivers/ drivers/ drivers/ +6 more | +1279 | 3 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 00/10] drm/msm/dsi: Dual DSI and 8x96 PHY/PLL support
This set adds 8x96 PHY/PLL with Dual DSI mode supported too.
Dual DSI on 8x96 requires the DSI host/manager drivers to propagate some usecase info to the PHY/PLL drivers. Hai Li had worked on some patches in the past to implement this.
Tested on 8996 MTP Dual DSI panel, and with a LeMaker panel (single DSI) on DB820c.
Archit Taneja (6):
drm/msm/dsi: Don't error if a DSI host doesn't have a device connected drm/msm/dsi: Add 8x96 info in dsi_cfg
drm/msm/dsi: Add a PHY op that initializes version specific stuff drm/msm/dsi: Reset both PHYs before clock operation for dual DSI drm/msm/dsi: Udpate generated headers for 14nm PHY and PLL drm/msm/dsi: Add PHY/PLL for 8x96
Hai Li (4):
drm/msm/dsi: Return more timings from PHY to host drm/msm/dsi: Pass down use case to PHY drm/msm/dsi: Move PHY operations out of host drm/msm/dsi: Add new method to calculate 14nm PHY timings
drivers/gpu/drm/msm/Kconfig | 7 + drivers/gpu/drm/msm/Makefile | 2 + drivers/gpu/drm/msm/dsi/dsi.h | 46 +- drivers/gpu/drm/msm/dsi/dsi.xml.h | 252 ++++++ drivers/gpu/drm/msm/dsi/dsi_cfg.c | 25 + drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + drivers/gpu/drm/msm/dsi/dsi_host.c | 95 +- drivers/gpu/drm/msm/dsi/dsi_manager.c | 195 +++-- drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 238 ++++- drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 20 +- drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c | 168 ++++ drivers/gpu/drm/msm/dsi/phy/dsi_phy_20nm.c | 5 +- drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c | 6 +- drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm_8960.c | 5 +- drivers/gpu/drm/msm/dsi/pll/dsi_pll.c | 12 + drivers/gpu/drm/msm/dsi/pll/dsi_pll.h | 11 + drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c | 1067 +++++++++++++++++++++++ 17 files changed, 1985 insertions(+), 170 deletions(-) create mode 100644 drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c create mode 100644 drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c
Signature · 7 lines
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, hosted by The Linux Foundation _______________________________________________ dri-devel mailing list [email protected] https://lists.freedesktop.org/mailman/listinfo/dri-devel