Add remaining clocks for QCOM IPQ8074
Status from this message: Applied to clk-next
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v2 Latest11 patches 13 repliesApplied
- v111 patches 2 repliesSuperseded
Patches in v2 Applied
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/11 | clk: qcom: add read-only divider operationsdrivers/ drivers/ | +30 | 1 reply | |
| 2/11 | clk: qcom: add parent map for regmap muxdrivers/ drivers/ drivers/ +1 more | +18 | 1 reply | |
| 3/11 | clk: qcom: ipq8074: fix missing GPLL0 divider widthdrivers/ | +1 | 1 reply | |
| 4/11 | dt-bindings: clock: qcom: add remaining clocks for IPQ8074include/ | +180 | 2 replies | |
| 5/11 | clk: qcom: ipq8074: add remaining PLL’sdrivers/ | +191 | 1 reply | |
| 6/11 | clk: qcom: ipq8074: add PCIE, USB and SDCC clocksdrivers/ | +994 | 1 reply | |
| 7/11 | clk: qcom: ipq8074: add NSS clocksdrivers/ | +1034 | 1 reply | |
| 8/11 | clk: qcom: ipq8074: add NSS ethernet port clocksdrivers/ | +1288 | 1 reply | |
| 9/11 | clk: qcom: ipq8074: add GP and Crypto clocksdrivers/ | +199 | 1 reply | |
| 10/11 | dt-bindings: clock: qcom: add misc resets for PCIE and NSSinclude/ | +42 | 2 replies | |
| 11/11 | clk: qcom: ipq8074: add misc resets for PCIE and NSSdrivers/ | +42 | 1 reply |
Reviews trailers per patch
2 of 11 patches have a Reviewed-by or Acked-by.
| Patch | Rob Herring |
|---|---|
| 1/11 | |
| 2/11 | |
| 3/11 | |
| 4/11 | R-b |
| 5/11 | |
| 6/11 | |
| 7/11 | |
| 8/11 | |
| 9/11 | |
| 10/11 | R-b |
| 11/11 |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH v2 00/11] Add remaining clocks for QCOM IPQ8074
[v2]
- Rebased and tested the patches over clk-next branch
- Changed the PLL’s to use register offset from PLL node
[v1]
This patch series adds following IPQ8074 clocks
- Remaining General PLL’s, NSS UBI PLL and NSS Crypto PLL.
- 2 instances of PCIE, USB, SDCC.
- 2 NSS UBI core and common NSS clocks. NSS is network. switching subsystem which accelerates the ethernet traffic. IPQ8074 has two UBI cores and each core uses some separate core clocks and remaining common clocks.
- NSS Crypto Engine clocks
- NSS ethernet port clocks. IPQ8074 has 6 Ethernet ports and each port uses different clocks
- Crypto engine clocks
- PCIE and NSS MISC resets.
Abhishek Sahu (11):
clk: qcom: add read-only divider operations
clk: qcom: add parent map for regmap mux
clk: qcom: ipq8074: fix missing GPLL0 divider width
dt-bindings: clock: qcom: add remaining clocks for IPQ8074
clk: qcom: ipq8074: add remaining PLL’s
clk: qcom: ipq8074: add PCIE, USB and SDCC clocks
clk: qcom: ipq8074: add NSS clocks
clk: qcom: ipq8074: add NSS ethernet port clocks
clk: qcom: ipq8074: add GP and Crypto clocks
dt-bindings: clock: qcom: add misc resets for PCIE and NSS
clk: qcom: ipq8074: add misc resets for PCIE and NSS
drivers/clk/qcom/clk-rcg.h | 10 - drivers/clk/qcom/clk-regmap-divider.c | 29 + drivers/clk/qcom/clk-regmap-divider.h | 1 + drivers/clk/qcom/clk-regmap-mux.c | 6 + drivers/clk/qcom/clk-regmap-mux.h | 2 + drivers/clk/qcom/common.h | 11 +- drivers/clk/qcom/gcc-ipq8074.c | 3750 +++++++++++++++++++++++++- include/dt-bindings/clock/qcom,gcc-ipq8074.h | 222 ++ 8 files changed, 4019 insertions(+), 12 deletions(-)
Signature · 1 line
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation