Updates for QCOM Alpha PLL
Status from this message: Applied to clk-next
Get series with b4
b4 am [email protected]Versions newest first
Patches in v1 Applied
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/13 | clk: qcom: remove redundant PLL_MODE macro offsetdrivers/ | +16 | 0 replies | |
| 2/13 | clk: qcom: minor code reorganization related with offset variabledrivers/ | +9 | 0 replies | |
| 3/13 | clk: qcom: support for alpha pll propertiesdrivers/ drivers/ | +200 | 1 reply | |
| 4/13 | clk: qcom: fix 16 bit alpha support calculationdrivers/ | +33 | 1 reply | |
| 5/13 | clk: qcom: add and use alpha register width from PLL propertiesdrivers/ drivers/ | +9 | 1 reply | |
| 6/13 | clk: qcom: flag for 64 bit CONFIG_CTLdrivers/ | +11 | 1 reply | |
| 7/13 | clk: qcom: support for alpha mode configurationdrivers/ drivers/ | +9 | 1 reply | |
| 8/13 | clk: qcom: support for dynamic updating the PLLdrivers/ | +67 | 1 reply | |
| 9/13 | clk: qcom: add flag for VCO operationdrivers/ | +17 | 1 reply | |
| 10/13 | clk: qcom: support for Huayra PLLdrivers/ drivers/ | +185 | 1 reply | |
| 11/13 | clk: qcom: support for Brammo PLLdrivers/ drivers/ | +25 | 1 reply | |
| 12/13 | clk: qcom: support for 2 bit PLL post dividerdrivers/ | +16 | 1 reply | |
| 13/13 | clk: qcom: add read-only alpha pll post divider operationsdrivers/ drivers/ | +27 | 1 reply |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 00/13] Updates for QCOM Alpha PLL
This patch series does the miscellaneous changes in QCOM Alpha PLL operation and structure to support other types of Alpha PLL’s.
1. It adds the pll_type which will be used for determining all the properties of Alpha PLL.
2. It adds the support for Brammo and Huayra PLL’s for which the support is not available in existing alpha PLL code.
3. There won’t be any change in existing users of Alpha PLL’s since all the newly added code will be under flag for the default PLL operations.
The previous RFC series can be found for this in
https://www.spinics.net/lists/linux-clk/msg19305.html
Abhishek Sahu (13):
clk: qcom: remove redundant PLL_MODE macro offset
clk: qcom: minor code reorganization related with offset variable
clk: qcom: support for alpha pll properties
clk: qcom: fix 16 bit alpha support calculation
clk: qcom: add and use alpha register width from PLL properties
clk: qcom: flag for 64 bit CONFIG_CTL
clk: qcom: support for alpha mode configuration
clk: qcom: support for dynamic updating the PLL
clk: qcom: add flag for VCO operation
clk: qcom: support for Huayra PLL
clk: qcom: support for Brammo PLL
clk: qcom: support for 2 bit PLL post divider
clk: qcom: add read-only alpha pll post divider operations
drivers/clk/qcom/clk-alpha-pll.c | 701 +++++++++++++++++++++++++++++++++------ drivers/clk/qcom/clk-alpha-pll.h | 19 +- 2 files changed, 609 insertions(+), 111 deletions(-)
Signature · 1 line
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation