clk: rockchip: allow adjusting pll rates on init
Get series with b4
b4 am 1753789.atZ8FgoESr@diegoVersions newest first · linked by author and title
- v2 Latest posting 2/20 of 4 patches 0 repliesNew
- v2 posting 1/24 patches 0 repliesSuperseded
- v13 patches 0 repliesSuperseded
Patches in v2 posting 2/2 No applies recorded yet
None of the 4 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v2 yet.
Cover letter [PATCH v2 0/4] clk: rockchip: allow adjusting pll rates on init
Am Donnerstag, 20. November 2014, 20:38:49 schrieb Heiko Stuebner:
Quoted 12 lines
It was found that some firmware versions initialized the pll rates using suboptimal parameters to achieve frequencies the actual rate table contained better parameters for.
Therefore this series first adds the possibility to create pll-specific flags and then adds a flag to adjust the pll rate on init to the parameters from the rate table.
changes since v1:
- move population ofpll_muxbefore registering the core pll clock null pointer exception in the_set_ratecallback when called from init
Quoted 5 lines
Heiko Stuebner (4):
clk: rockchip: add ability to specify pll-specific flags
clk: rockchip: setuppll_muxdata earlier
clk: rockchip: add optional sync to pll rate parameters
clk: rockchip: addROCKCHIP_PLL_SYNC_RATEflag to some plls
with Mike's green-light, I've now added these to my clk branch with Kevers tags added.