PCI-X/PCI-Express read control interfaces
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest2 patches 7 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/2 | PCI-X/PCI-Express read control interfaces | +0 | 1 reply | |
| 2/2 | PCI-X/PCI-Express read control interfaces | +0 | 1 reply |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/2] PCI-X/PCI-Express read control interfaces
This patch set introduces a PCI-X / PCI-Express read byte count control interface. Instead of letting every driver to directly read/write to PCI config space for that, an interface is provided. The interface functions then can be used for quirks since some PCI bridges require that read byte count values are set by the BIOS and left unchanged by device drivers.
Patch 1/2: PCI subsystem
Patch 2/2: affected drivers
Both patches are based on work by Stephen Hemminger, please see
http://lkml.org/lkml/2006/12/8/222
Regards,
Peter Oruba
Signature · 7 lines
AMD Saxony Limited Liability Company & Co. KG Operating System Research Center Wilschdorfer Landstr. 101, 01109 Dresden, Germany Register Court Dresden: HRA 4896 General Partner authorized to represent: AMD Saxony LLC (Wilmington, Delaware, US) General Manager of AMD Saxony LLC: Dr. Hans-R. Deppe, Thomas McCoy