ATS capability support for Intel IOMMU
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v5 Latest6 patches 4 repliesIn review
- v4 posting 2/26 patches 3 repliesSuperseded
- v4 posting 1/26 patches 5 repliesSuperseded
Earlier versions · 3
| Version | Posted | Patches | Replies | Status |
|---|---|---|---|---|
| v3 | 6 patches | 13 replies | Superseded | |
| v2 | 6 patches | 3 replies | Superseded | |
| v1 | 6 patches | 1 reply | Superseded |
Changes in v5 from the cover letter
1, rebase to the latest IOMMU tree
Patches in v5 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/6 | PCI: support the ATS capabilitydrivers/ drivers/ include/ +1 more | +154 | 0 replies | |
| 2/6 | PCI: handle Virtual Function ATS enablingdrivers/ drivers/ | +55 | 0 replies | |
| 3/6 | VT-d: parse ATSR in DMA Remapping Reporting Structuredrivers/ include/ include/ | +116 | 0 replies | |
| 4/6 | VT-d: add device IOTLB invalidation supportdrivers/ include/ | +82 | 0 replies | |
| 5/6 | VT-d: cleanup iommu_flush_iotlb_psi and flush_unmapsdrivers/ | +17 | 0 replies | |
| 6/6 | VT-d: support the device IOTLBdrivers/ include/ include/ | +102 | 4 replies |
Reviews trailers per patch
2 of 6 patches have a Reviewed-by or Acked-by.
| Patch | Jesse Barnes |
|---|---|
| 1/6 | A-b |
| 2/6 | A-b |
| 3/6 | |
| 4/6 | |
| 5/6 | |
| 6/6 |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH v5 0/6] ATS capability support for Intel IOMMU
This patch series implements Address Translation Service support for the Intel IOMMU. The PCIe Endpoint that supports ATS capability can request the DMA address translation from the IOMMU and cache the translation itself. This can alleviate IOMMU TLB pressure and improve the hardware performance in the I/O virtualization environment.
The ATS is one of PCI-SIG I/O Virtualization (IOV) Specifications. The spec can be found at: http://www.pcisig.com/specifications/iov/ats/
(it requires membership).
Changelog:
v4 -> v5
1, rebase to the latest IOMMU tree
v3 -> v4
1, coding style fixes (Grant Grundler)
2, support the Virtual Function ATS capability
v2 -> v3
1, throw error message if VT-d hardware detects invalid descriptor
on Queued Invalidation interface (David Woodhouse)
2, avoid using pci_find_ext_capability every time when reading ATS
Invalidate Queue Depth (Matthew Wilcox)
v1 -> v2
added 'static' prefix to a local LIST_HEAD (Andrew Morton)
Yu Zhao (6):
PCI: support the ATS capability
PCI: handle Virtual Function ATS enabling
VT-d: parse ATSR in DMA Remapping Reporting Structure
VT-d: add device IOTLB invalidation support
VT-d: cleanup iommu_flush_iotlb_psi and flush_unmaps
VT-d: support the device IOTLB
drivers/pci/dmar.c | 189 ++++++++++++++++++++++++++++++++++++++--- drivers/pci/intel-iommu.c | 141 +++++++++++++++++++++++++------ drivers/pci/iov.c | 155 ++++++++++++++++++++++++++++++++-- drivers/pci/pci.h | 39 +++++++++ include/linux/dma_remapping.h | 1 + include/linux/dmar.h | 9 ++ include/linux/intel-iommu.h | 16 +++- include/linux/pci.h | 2 + include/linux/pci_regs.h | 10 ++ 9 files changed, 514 insertions(+), 48 deletions(-)