VMX EPT misconfigurtion handler

Marcelo Tosatti kvm 1 version Jun 9, 2009 In review

Get series with b4

b4 am [email protected]

Versions newest first

v1 Latest Jun 9, 20095 patches 13 repliesIn review

Patches in v1 No applies recorded yet

#	Subject and files	Size	Replies
1/5	KVM: VMX: more MSR_IA32_VMX_EPT_VPID_CAP capability bits`arch/x86/include/asm/vmx.h` `arch/x86/kvm/vmx.c`	+27 -0	0 replies
1/5	KVM: VMX: more MSR_IA32_VMX_EPT_VPID_CAP capability bits`arch/x86/include/asm/vmx.h` `arch/x86/kvm/vmx.c`	+27 -0	0 replies
1/5	KVM: VMX: more MSR_IA32_VMX_EPT_VPID_CAP capability bits`arch/x86/include/asm/vmx.h` `arch/x86/kvm/vmx.c`	+27 -0	0 replies
2/5	KVM: MMU: make for_each_shadow_entry aware of largepages`arch/x86/kvm/mmu.c`	+5 -0	4 replies
2/5	KVM: MMU: make for_each_shadow_entry aware of largepages`arch/x86/kvm/mmu.c`	+5 -0	0 replies
2/5	KVM: MMU: make for_each_shadow_entry aware of largepages`arch/x86/kvm/mmu.c`	+5 -0	0 replies
3/5	KVM: MMU: add kvm_mmu_shadow_walk helper`arch/x86/kvm/mmu.c` `arch/x86/kvm/mmu.h`	+28 -0	7 replies
3/5	KVM: MMU: add kvm_mmu_get_spte_hierarchy helper`arch/x86/kvm/mmu.c` `arch/x86/kvm/mmu.h`	+20 -0	3 replies
3/5	KVM: MMU: add kvm_mmu_get_spte_hierarchy helper`arch/x86/kvm/mmu.c` `arch/x86/kvm/mmu.h`	+20 -0	0 replies
4/5	KVM: VMX: EPT misconfiguration handler`arch/x86/kvm/vmx.c`	+96 -1	0 replies
4/5	KVM: VMX: EPT misconfiguration handler`arch/x86/kvm/vmx.c`	+86 -1	0 replies
4/5	KVM: VMX: EPT misconfiguration handler`arch/x86/kvm/vmx.c`	+85 -1	0 replies
5/5	KVM: VMX: conditionally disable 2M pages`arch/x86/kvm/vmx.c` `include/linux/kvm_host.h` `virt/kvm/kvm_main.c`	+16 -0	1 reply
5/5	KVM: VMX: conditionally disable 2M pages`arch/x86/kvm/vmx.c` `include/linux/kvm_host.h` `virt/kvm/kvm_main.c`	+16 -2	0 replies
5/5	KVM: VMX: conditionally disable 2M pages`arch/x86/kvm/vmx.c` `include/linux/kvm_host.h` `virt/kvm/kvm_main.c`	+16 -2	0 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [patch 0/5] VMX EPT misconfigurtion handler

Quoted 1 line

From the Intel docs:

An EPT misconfiguration occurs when, in the course of translation a guest-physical address, the logical processor encounters an EPT paging-structure entry that contains an unsupported value.

Handle this event and print useful information for diagnostics.

Read the cover letter in its thread