Skip to content

Add preliminary cache support to i.MX6

Marek Vasut u-boot 1 version New

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest4 patches 0 repliesNew

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/4i.MX6: define CACHELINE_SIZE+0 -00 replies
2/4net: fec_mxc: allow use with cache enabled+0 -01 reply
2/4net: fec_mxc: allow use with cache enabled+0 -01 reply
2/4net: fec_mxc: allow use with cache enabled+0 -01 reply
2/4net: fec_mxc: allow use with cache enabled+0 -01 reply
2/4net: fec_mxc: allow use with cache enabled+0 -01 reply
3/4i.MX6: implement enable_caches()+0 -00 replies
4/4i.MX6: mx6qsabrelite: add cache commands if cache is enabled+0 -00 replies

Reviews trailers per patch

3 of 8 patches have a Reviewed-by or Acked-by.

PatchMarek Vasut
1/4A-b
2/4
2/4
2/4
2/4
2/4
3/4A-b
4/4A-b

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.

Read the v1 thread

Cover letter [U-Boot] [PATCH 0/4] Add preliminary cache support to i.MX6
Quoted 12 lines · Eric Nelson
Quoted 7 lines

This series of patches defines the prerequisites for cache support on i.MX6 to allow further driver development to occur.

It does not enable the use of the data cache by default. To enable data cache, comment out this line in mx6qsabrelite.h or mx6qarm2.h:

#define CONFIG_SYS_DCACHE_OFF

I meant to add a note to this commit message indicating the drivers which are known to need work before cache is enabled:

Quoted 6 lines

- mmc
- usb host
- sata

Each of these is functional after issuing 'dcache off', but non-functional with dcache enabled.

USB is broken, but someone is working on that, search the mailing list:

[U-Boot] [PATCH] usb: align buffers at cache boundary