Skip to content

ARM: LPAE: use phys_addr_t on virt <--> phys conversion

Catalin Marinas linux-arm-kernel lkml 1 version New

Get series with b4
b4 am [email protected]

Versions newest first

  1. v3 Latest17 patches 0 repliesNew

Patches in v3 No applies recorded yet

#Subject and filesSizeRepliesApplied
4/17ARM: LPAE: use phys_addr_t on virt <--> phys conversion+0 -01 reply
5/17ARM: LPAE: support 64-bit virt_to_phys patching+0 -05 replies
5/17ARM: LPAE: support 64-bit virt_to_phys patching+0 -07 replies
5/17ARM: LPAE: support 64-bit virt_to_phys patching+0 -00 replies
6/17ARM: LPAE: use signed arithmetic for mask definitions+0 -00 replies
7/17ARM: LPAE: use phys_addr_t in alloc_init_pud()+0 -00 replies
8/17ARM: LPAE: use phys_addr_t in free_memmap()+0 -05 replies
8/17ARM: LPAE: use phys_addr_t in free_memmap()+0 -02 replies
8/17ARM: LPAE: use phys_addr_t in free_memmap()+0 -00 replies
8/17ARM: LPAE: use phys_addr_t in free_memmap()+0 -01 reply
9/17ARM: LPAE: use phys_addr_t for initrd location and size+0 -00 replies
10/17ARM: LPAE: use phys_addr_t in switch_mm()+0 -01 reply
11/17ARM: LPAE: use 64-bit accessors for TTBR registers+0 -00 replies
12/17ARM: LPAE: define ARCH_LOW_ADDRESS_LIMIT for bootmem+0 -00 replies
13/17ARM: LPAE: factor out T1SZ and TTBR1 computations+0 -01 reply
14/17ARM: LPAE: accomodate >32-bit addresses for page table base+0 -00 replies
15/17ARM: mm: use physical addresses in highmem sanity checks+0 -00 replies

Reviews trailers per patch

5 of 17 patches have a Reviewed-by or Acked-by.

PatchCatalin Marinas
4/17R-b
5/17
5/17
5/17
6/17R-b
7/17A-b
8/17
8/17
8/17
8/17
9/17A-b
10/17
11/17R-b
12/17
13/17
14/17
15/17

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.

Read the v3 thread