clk fixes for 3.8
Get series with b4
b4 am 20130114230629.23734.22509@quantumVersions newest first
- v1 Latest0 of 3 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 3 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/3] clk fixes for 3.8
Quoting Tony Prisk (2012-12-26 16:14:28)
Quoted 4 lines
Mike,
Three bugfixes for 3.8.
Tony,
I've taken these into clk-next.
Thanks,
Mike
Quoted 14 lines
#1 was a boo-boo on my part, function returned the wrong variables. #2 is a truncation problem which results in a higher-than-requested clock rate. #3 became apparent when the MMC driver started requesting rate=0 during init.
Tony Prisk (3):
clk: vt8500: Fix error in PLL calculations on non-exact match.
clk: vt8500: Fix device clock divisor calculations
clk: vt8500: Fix division-by-0 when requested rate=0drivers/clk/clk-vt8500.c | 28 +++++++++++++++++++++++----- 1 file changed, 23 insertions(+), 5 deletions(-)Signature · 1 line
1.7.9.5