ARM: implement workaround for Cortex-A9/PL310/PCIe deadlock
Get series with b4
b4 am 20140403160727.17b3558b@skateVersions newest first
- v1 Latest0 of 3 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 3 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/3] ARM: implement workaround for Cortex-A9/PL310/PCIe deadlock
Russell, Will, Catalin,
Any comments about the proposed patches? These are important for the recent Armada 375/38x platforms and I'm sure will require a bit of discussion. Moreover, one of the patch affects the L2 cache driver that Russell is currently working on, so it would be nice if we could get the discussion going soon.
Thanks a lot!
Thomas
Quoted 53 lines · Thomas Petazzoni
Russell, Will, Catalin,
This patch series adresses a problem that affects the newer Marvell Armada 375 and 38x SOCs, based on Cortex-A9+PL310, combined with the Marvell PCIe hardware unit. When the hardware I/O coherency is enabled, the combination of Cortex-A9/PL310/Marvell PCIe hardware unit will quickly cause a deadlock when the PCIe bus is stressed.
The workaround for this problem has been suggested by ARM, and consists in two things:
(1) Map the PCIe regions as strongly-ordered
(2) Disable the outer cache sync of the PL310 when hardware I/O coherency is used, since it is unneeded and causes the deadlock.
The following three patches address the problem in the following way:
* PATCH 1/3 adds the necessary infrastructure to allow PCIe I/O regions to be mapped as strongly-ordered.
* PATCH 2/3 extends the l2x0 cache driver to be able to pass the information on whether hardware I/O coherency is used or not, and in the former case, disable the
outer_cache_syncoperation.* PATCH 3/3 uses both of the added infrastructures, as well as the existing infrastructure to customize the behavior of
ioremap()on a per-platform basis, to implement the workaround for the Armada 375 and 38x SOCs.Patches 1/3 and 2/3 apply on 3.14-rc1. Patch 3/3 applies on top of the '[PATCH 00/10] ARM: mvebu: Hardware coherency support for Armada 375 and 38x' patch set. But for now, I'm mainly interested in hearing about patches 1/3 and 2/3.
Please let me know what you think about the proposed solution.
Thanks!
Thomas
Thomas Petazzoni (3):
ARM: mm: allow sub-architectures to override PCI I/O memory type
ARM: mm: add support for HW coherent systems in PL310
ARM: mvebu: implement L2/PCIe deadlock workaroundarch/arm/include/asm/hardware/cache-l2x0.h | 1 + arch/arm/include/asm/io.h | 6 ++++++ arch/arm/mach-mvebu/board-v7.c | 31 +++++++++++++++++++++++++++++- arch/arm/mm/cache-l2x0.c | 22 ++++++++++++++++++++- arch/arm/mm/ioremap.c | 9 ++++++++- 5 files changed, 66 insertions(+), 3 deletions(-)
Signature · 3 lines
Thomas Petazzoni, CTO, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com