Skip to content

sun8i: Remaining sun8i SPL support patches

Siarhei Siamashka u-boot 1 version New

Get series with b4
b4 am 20141222163905.71b67858@i7

Versions newest first

  1. v2 Latest0 of 4 patches 0 repliesNew

Patches in v2 No applies recorded yet

None of the 4 patches the cover letter announces are in this archive.

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v2 yet.

Read the v2 thread

Cover letter [U-Boot] [PATCH v2 0/4] sun8i: Remaining sun8i SPL support patches
Quoted 13 lines · On Mon, 22 Dec 2014 17:35:02 +0800 Chen-Yu Tsai <[email protected]> wrote:

Hi Hans,

Quoted 5 lines · Hans de Goede

Hi Ian, et al,

Here is a v2 of the A23 patches which did not pass review in v1 (so not a resend of the whole set).

I just built a new u-boot for my Q8H tablet this morning against

289dcd4 sunxi: video: Set input sync enable

Quoted 8 lines

and it works nicely. One thing that's not correct, but isn't an immediate issue is that PLL1 is different between sun6i and sun8i. See:

https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/diff/drivers/clk/sunxi/clk-sunxi.c?id=515c1a4

This results in the CPU clock speed being only 504 MHz instead of the configured 1008 MHz full speed. As I said, it's not an immediate issue. In the future with cpufreq, it shouldn't matter either.

Thanks, that's a good catch. Do you happen to know if PLL5 is the same or different between sun6i and sun8i?

The circumstances around the "sun6i: Add k and m parameters to clock_set_pll5()" patch seem to be a little bit fishy to me:

    http://lists.denx.de/pipermail/u-boot/2014-December/199279.html
Signature · 2 lines
Best regards,
Siarhei Siamashka