powerpc8xx: Further optimisation of TLB handling
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest11 patches 3 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/11 | powerpc/8xx: remove remaining unnecessary code in FixupDARarch/ | +0 | 0 replies | |
| 2/11 | powerpc/8xx: remove tests on PGDIR entry validityarch/ | +8 | 0 replies | |
| 3/11 | powerpc32: Use kmem_cache memory for PGDIRarch/ arch/ | +18 | 0 replies | |
| 4/11 | powerpc/8xx: Take benefit of aligned PGDIRarch/ | +15 | 0 replies | |
| 5/11 | powerpc/8xx: Optimise access to swapper_pg_dirarch/ | +10 | 0 replies | |
| 6/11 | powerpc/8xx: Remove duplicated code in set_context()arch/ | +4 | 0 replies | |
| 7/11 | powerpc/8xx: macro for handling CPU15 errataarch/ | +12 | 2 replies | |
| 8/11 | powerpc/8xx: Handle CR out of exception PROLOG/EPILOGarch/ | +7 | 0 replies | |
| 9/11 | powerpc/8xx: dont save CR in SCRATCH registersarch/ | +37 | 0 replies | |
| 10/11 | powerpc/8xx: Use SPRG2 instead of DAR for saving r3arch/ | +4 | 0 replies | |
| 11/11 | powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000arch/ | +21 | 0 replies |
Reviews trailers per patch
None of the 11 patches has a Reviewed-by or Acked-by.
| Patch | Christophe Leroy |
|---|---|
| Series | T-b |
| 1/11 | |
| 2/11 | |
| 3/11 | |
| 4/11 | |
| 5/11 | |
| 6/11 | |
| 7/11 | |
| 8/11 | |
| 9/11 | |
| 10/11 | |
| 11/11 |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 00/11] powerpc8xx: Further optimisation of TLB handling
This patchset provides a further optimisation of TLB handling in the 8xx. Main changes are based on:
- Using processor handling of PGD/PTE Validity bits instead of testing ourselves the entries validity
- Aligning PGD address to allow direct bit manipulation
- Not saving registers like CR when not needed
It also adds support to any TASK_SIZE
Patchset:
01 - powerpc/8xx: remove remaining unnecessary code in FixupDAR 02 - powerpc/8xx: remove tests on PGDIR entry validity 03 - powerpc32: Use kmem_cache memory for PGDIR
04 - powerpc/8xx: Take benefit of aligned PGDIR
05 - powerpc/8xx: Optimise access to swapper_pg_dir
06 - powerpc/8xx: Remove duplicated code in set_context() 07 - powerpc/8xx: macro for handling CPU15 errata
08 - powerpc/8xx: Handle CR out of exception PROLOG/EPILOG 09 - powerpc/8xx: dont save CR in SCRATCH registers
10 - powerpc/8xx: Use SPRG2 instead of DAR for saving r3 11 - powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000
All changes have been successfully tested on MPC885
--- arch/powerpc/include/asm/page.h | 8 +++---- arch/powerpc/include/asm/pgtable-ppc32.h | 37 +++++++++++++++++++++----------- arch/powerpc/include/asm/pgtable.h | 17 ++++++++------- arch/powerpc/include/asm/pte-8xx.h | 1 + arch/powerpc/include/asm/pte-common.h | 3 +++ arch/powerpc/kernel/head_8xx.S | 3 --- arch/powerpc/mm/pgtable_32.c | 14 ++++++++++++ 7 files changed, 56 insertions(+), 27 deletions(-)