Skip to content

ARM: DRA7: DDR3: Enable hw leveling

Tom Rini u-boot 1 version New

Get series with b4
b4 am 20150603141010.GL1728@bill-the-cat

Versions newest first

  1. v1 Latest7 patches 0 repliesNew

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/7ARM: DRA7: DDR3: Add support for HW leveling+0 -00 replies
1/7ARM: DRA7: DDR3: Add support for HW leveling+0 -00 replies
2/7ARM: BeagleBoard-X15: Enable HW leveling+0 -00 replies
2/7ARM: BeagleBoard-X15: Enable HW leveling+0 -00 replies
3/7ARM: DRA7-evm: Enable HW leveling+0 -00 replies
3/7ARM: DRA7-evm: Enable HW leveling+0 -00 replies
4/7ARM: DRA72-evm: Enable HW leveling+0 -00 replies
4/7ARM: DRA72-evm: Enable HW leveling+0 -00 replies
5/7ARM: DRA7: Add is_dra72x cpu check definition+0 -00 replies
5/7ARM: DRA7: Add is_dra72x cpu check definition+0 -00 replies
6/7ARM: DRA7: Update DDR IO configuration+0 -00 replies
6/7ARM: DRA7: Update DDR IO configuration+0 -00 replies
7/7ARM: DRA7: Update DDR IO registers+0 -00 replies
7/7ARM: DRA7: Update DDR IO registers+0 -00 replies

Reviews trailers per patch

All 14 patches have a Reviewed-by or Acked-by.

PatchTom Rini
1/7R-b
1/7R-b
2/7R-b
2/7R-b
3/7R-b
3/7R-b
4/7R-b
4/7R-b
5/7R-b
5/7R-b
6/7R-b
6/7R-b
7/7R-b
7/7R-b

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.

Read the v1 thread

Cover letter [U-Boot] [PATCH 0/7] ARM: DRA7: DDR3: Enable hw leveling
Quoted 4 lines · Lokesh Vutla

This series updates the DDR3 init sequence and adds support for hw leveling for all DRA7 platforms.

Tested memtest and reboot on DRA7-evm , DRA72-evm, BeagleBoard-x15 boards.

For sanity sake, tested on omap5_uevm (but indeed, the code didn't change just a few related calling paths for that family).

Signature · 8 lines
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20150603/60eac8b8/attachment.sig>