socfpga: SPL and DDR init
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest0 of 172 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 172 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [U-Boot] [PATCH 000/172] socfpga: SPL and DDR init
Quoted 11 lines · Dinh Nguyen
Quoted 6 lines · Marek Vasut
This series fixes the SPL support on SoCFPGA and cleans up the DDR init code such that it is becoming remotely mainlinable. After this series, the SPL is capable of booting from both SD/MMC and QSPI NOR.
There is still work to be done, but I'd like to start picking it up so it can land in 2015.10 . Reviews and comments are welcome.
Thank you so much for putting this series together! For the whole series:
Acked-by Dinh Nguyen <[email protected]>
Applied all to u-boot-socfpga/master, thanks!
Best regards,
Marek Vasut