Init Clock frequences for accelerators
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest0 of 6 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 6 patches the cover letter announces are in this archive.
Reviews trailers per patch
| Patch | Tero Kristo |
|---|---|
| Series | A-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 0/6] Init Clock frequences for accelerators
Quoted 9 lines · Suman Anna
Hi Tony,
The following series configures the initial frequencies for the required DPLLs and corresponding output divider clocks used by various remoteproc accelerators (DSP, IVAHD) on OMAP4, OMAP5 & DRA7xx/AM57xx SoCs and the GPU on DRA7xx/AM57xx SoCs. All these devices require Adaptive Voltage Scaling (AVS) to be programmed at all OPPs at boot time, which is programmed in the bootloader. Furthermore, DVFS is not supported on these domains implying a one-time OPP clock frequency setup.
Tero, care to comment or ack this series?
Regards,
Tony