ti-pipe3: PCIe x2 lane mode configuration in dra72
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest2 patches 1 replyIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/2 | dt-bindings: phy: ti-pipe3: Add dt binding to use USB3 PHY for PCIeDocumentation/ | +2 | 1 reply | |
| 2/2 | phy: ti-pipe3: configure usb3 phy to be used as pcie phydrivers/ | +41 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/2] ti-pipe3: PCIe x2 lane mode configuration in dra72
DRA72 uses the same pipe3 PHY for the 2nd lane of PCIE and USB3 PHY. By default it is configured to be used as USB3 PHY and some special configuration has to be done inorder to use it for the 2nd lane of PCIE.
This series adds a new dt property and the configuration required to enable 2nd lane of PCIE.
Kishon Vijay Abraham I (2):
dt-bindings: phy: ti-pipe3: Add dt binding to use USB3 PHY for PCIe
phy: ti-pipe3: configure usb3 phy to be used as pcie phy
Documentation/devicetree/bindings/phy/ti-phy.txt | 2 + drivers/phy/ti/phy-ti-pipe3.c | 47 +++++++++++++++++++++--- 2 files changed, 43 insertions(+), 6 deletions(-)
Signature · 6 lines
2.11.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to [email protected] More majordomo info at http://vger.kernel.org/majordomo-info.html