Skip to content

RFC Force preemption

[email protected] intel-gfx 1 version In review

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 RFC Latest8 patches 19 repliesIn review

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/8drm/i915/execlists: Refactor out complete_preempt_context()drivers/gpu/drm/i915/intel_lrc.c+12 -100 replies
2/8drm/i915: Add control flags to i915_handle_error()drivers/gpu/drm/i915/i915_debugfs.c drivers/gpu/drm/i915/i915_drv.c drivers/gpu/drm/i915/i915_drv.h +5 more+60 -520 replies
3/8drm/i915: Move engine reset prepare/finish to backendsdrivers/gpu/drm/i915/i915_gem.c drivers/gpu/drm/i915/intel_lrc.c drivers/gpu/drm/i915/intel_ringbuffer.c +1 more+78 -450 replies
4/8drm/i915: Split execlists/guc reset prepartionsdrivers/gpu/drm/i915/intel_guc_submission.c drivers/gpu/drm/i915/intel_lrc.c+40 -100 replies
5/8drm/i915/execlists: Flush pending preemption events during resetdrivers/gpu/drm/i915/intel_lrc.c+197 -1580 replies
6/8drm/i915: Fix loop on CSB processingdrivers/gpu/drm/i915/intel_lrc.c+1 -14 replies
7/8drm/i915: Skip CSB processing on invalid CSB taildrivers/gpu/drm/i915/intel_lrc.c+10 -13 replies
8/8drm/i915: Force preemption to complete via engine resetdrivers/gpu/drm/i915/i915_gem.c drivers/gpu/drm/i915/i915_params.c drivers/gpu/drm/i915/i915_params.h +3 more+86 -20 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [RFC 0/8] Force preemption

From: Jeff McGee <[email protected]>

Force preemption uses engine reset to enforce a limit on the time that a request targeted for preemption can block. This feature is a requirement in automotive systems where the GPU may be shared by clients of critically high priority and clients of low priority that may not have been curated to be preemption friendly. There may be more general applications of this feature. I'm sharing as an RFC to stimulate that discussion and also to get any technical feedback that I can before submitting to the product kernel that needs this. I have developed the patches for ease of rebase, given that this is for the moment considered a non-upstreamable feature. It would be possible to refactor hangcheck to fully incorporate force preemption as another tier of patience (or impatience) with the running request.

Chris Wilson (5):
drm/i915/execlists: Refactor out complete_preempt_context() drm/i915: Add control flags to i915_handle_error() drm/i915: Move engine reset prepare/finish to backends drm/i915: Split execlists/guc reset prepartions drm/i915/execlists: Flush pending preemption events during reset

Jeff McGee (3):
drm/i915: Fix loop on CSB processing
drm/i915: Skip CSB processing on invalid CSB tail drm/i915: Force preemption to complete via engine reset

 drivers/gpu/drm/i915/i915_debugfs.c              |   4 +-
 drivers/gpu/drm/i915/i915_drv.c                  |  17 +-
 drivers/gpu/drm/i915/i915_drv.h                  |  10 +-
 drivers/gpu/drm/i915/i915_gem.c                  |  69 ++--
 drivers/gpu/drm/i915/i915_gpu_error.h            |   3 +
 drivers/gpu/drm/i915/i915_irq.c                  |  55 +--
 drivers/gpu/drm/i915/i915_params.c               |   3 +
 drivers/gpu/drm/i915/i915_params.h               |   1 +
 drivers/gpu/drm/i915/i915_request.c              |   2 +-
 drivers/gpu/drm/i915/intel_engine_cs.c           |  40 +++
 drivers/gpu/drm/i915/intel_guc_submission.c      |  39 ++
 drivers/gpu/drm/i915/intel_hangcheck.c           |   8 +-
 drivers/gpu/drm/i915/intel_lrc.c                 | 436 ++++++++++++++---------
 drivers/gpu/drm/i915/intel_ringbuffer.c          |  20 +-
 drivers/gpu/drm/i915/intel_ringbuffer.h          |  13 +-
 drivers/gpu/drm/i915/selftests/intel_hangcheck.c |  13 +-
 16 files changed, 469 insertions(+), 264 deletions(-)
Signature · 6 lines
2.16.2

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx