i386: speculative store buffer bypass mitigation (CVE-2018-3639)
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest3 patches 1 replyIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/3 | i386: define the 'ssbd' CPUID feature bit (CVE-2018-3639)target/ target/ | +2 | 0 replies | |
| 2/3 | i386: define the AMD 'virt-ssbd' CPUID feature bit (CVE-2018-3639)target/ | +1 | 0 replies | |
| 3/3 | i386: Define the Virt SSBD MSR and handling of it (CVE-2018-3639)target/ target/ target/ | +36 | 0 replies |
Reviews trailers per patch
All 3 patches have a Reviewed-by or Acked-by.
| Patch | Konrad Rzeszutek Wilk | Daniel P. Berrangé |
|---|---|---|
| 1/3 | R-b | |
| 2/3 | R-b | |
| 3/3 | R-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 0/3] i386: speculative store buffer bypass mitigation (CVE-2018-3639)
This provides the QEMU part of the mitigations for the speculative store buffer bypass vulnerabilities on the x86 platform[1], and is the companion of the kernel patches merged in:
[1] https://bugs.chromium.org/p/project-zero/issues/detail?id=1528
https://access.redhat.com/security/vulnerabilities/ssbd
Daniel P. Berrangé (1):
i386: define the 'ssbd' CPUID feature bit (CVE-2018-3639)
Konrad Rzeszutek Wilk (2):
i386: define the AMD 'virt-ssbd' CPUID feature bit (CVE-2018-3639)
i386: Define the Virt SSBD MSR and handling of it (CVE-2018-3639)
target/i386/cpu.c | 4 ++-- target/i386/cpu.h | 3 +++ target/i386/kvm.c | 16 ++++++++++++++-- target/i386/machine.c | 20 ++++++++++++++++++++ 4 files changed, 39 insertions(+), 4 deletions(-)
Signature · 1 line
2.17.0