x86/mm/cpa: Fix cpa-array TLB invalidation
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest4 patches 17 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/4 | x86/mm/cpa: Add __cpa_addr() helperarch/ | +19 | 0 replies | |
| 2/4 | x86/mm/cpa: Fix cpa_flush_array()arch/ arch/ arch/ | +43 | 1 reply | |
| 3/4 | x86/mm/cpa: Fold cpa_flush_range() and cpa_flush_array()arch/ | +29 | 0 replies | |
| 4/4 | x86/mm/cpa: Better use clflushoptarch/ | +17 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/4] x86/mm/cpa: Fix cpa-array TLB invalidation
Hi,
Yesterday Tom reported a CPA bug triggered by the AMDGPU team.
It turns out that with commit:
a7295fd53c39 ("x86/mm/cpa: Use flush_tlb_kernel_range()")
I misread the cpa array code and messed up the TLB invalidations for it. These patches (hopefully) fix the issue while also shrinking the CPA code again.
Tom, would you be so kind as to test again? These patches are significantly different from what I send you yesterday.
---
arch/x86/mm/mm_internal.h | 2 + arch/x86/mm/pageattr.c | 167 ++++++++++++++++++++-------------------------- arch/x86/mm/tlb.c | 4 +- 3 files changed, 79 insertions(+), 94 deletions(-)