Skip to content

Per context dynamic (sub)slice power-gating

Tvrtko Ursulin intel-gfx 1 version New

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest7 patches 0 repliesNew

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/7drm/i915/execlists: Move RPCS setup to context pindrivers/gpu/drm/i915/intel_lrc.c+28 -170 replies
2/7drm/i915: Record the sseu configuration per-context & enginedrivers/gpu/drm/i915/i915_drv.h drivers/gpu/drm/i915/i915_gem_context.c drivers/gpu/drm/i915/i915_gem_context.h +2 more+46 -150 replies
3/7drm/i915/perf: lock powergating configuration to default when activedrivers/gpu/drm/i915/i915_perf.c drivers/gpu/drm/i915/intel_lrc.c drivers/gpu/drm/i915/intel_lrc.h+31 -150 replies
4/7drm/i915: Add timeline barrier supportdrivers/gpu/drm/i915/i915_request.c drivers/gpu/drm/i915/i915_timeline.c drivers/gpu/drm/i915/i915_timeline.h +1 more+45 -00 replies
5/7drm/i915: Expose RPCS (SSEU) configuration to userspace (Gen11 only)drivers/gpu/drm/i915/i915_gem_context.c drivers/gpu/drm/i915/i915_gem_context.h drivers/gpu/drm/i915/intel_lrc.c +1 more+391 -30 replies
6/7drm/i915/icl: Support co-existence between per-context SSEU and OAdrivers/gpu/drm/i915/intel_lrc.c+20 -50 replies
7/7drm/i915/selftests: Context SSEU reconfiguration testsdrivers/gpu/drm/i915/i915_gem_context.c drivers/gpu/drm/i915/selftests/i915_gem_context.c+507 -100 replies

Reviews trailers per patch

6 of 7 patches have a Reviewed-by or Acked-by.

PatchChris WilsonLionel Landwerlin
1/7R-b
2/7R-b
3/7R-b
4/7R-b
5/7R-b
6/7R-b
7/7

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.

Read the v1 thread

Cover letter [PATCH 0/7] Per context dynamic (sub)slice power-gating

From: Tvrtko Ursulin <[email protected]>

Changes since last version:

* Reserve flags field in the uAPI since we know we will need it.
* Selftest tidy and small comment tidy in the timeline barrier patch.

Lionel Landwerlin (2):
drm/i915: Record the sseu configuration per-context & engine drm/i915/perf: lock powergating configuration to default when active

Tvrtko Ursulin (5):
drm/i915/execlists: Move RPCS setup to context pin drm/i915: Add timeline barrier support
drm/i915: Expose RPCS (SSEU) configuration to userspace (Gen11 only) drm/i915/icl: Support co-existence between per-context SSEU and OA drm/i915/selftests: Context SSEU reconfiguration tests

 drivers/gpu/drm/i915/i915_drv.h               |  14 +
 drivers/gpu/drm/i915/i915_gem_context.c       | 354 ++++++++++++-
 drivers/gpu/drm/i915/i915_gem_context.h       |  10 +
 drivers/gpu/drm/i915/i915_perf.c              |  13 +-
 drivers/gpu/drm/i915/i915_request.c           |  13 +
 drivers/gpu/drm/i915/i915_request.h           |  10 +
 drivers/gpu/drm/i915/i915_timeline.c          |   3 +
 drivers/gpu/drm/i915/i915_timeline.h          |  27 +
 drivers/gpu/drm/i915/intel_lrc.c              | 100 ++--
 drivers/gpu/drm/i915/intel_lrc.h              |   2 +
 .../gpu/drm/i915/selftests/i915_gem_context.c | 486 ++++++++++++++++++
 .../gpu/drm/i915/selftests/mock_timeline.c    |   2 +
 include/uapi/drm/i915_drm.h                   |  43 ++
 13 files changed, 1040 insertions(+), 37 deletions(-)
Signature · 6 lines
2.19.1

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Read the cover letter in its thread