Fix i10nm_edac driver load failure
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest2 patches 2 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/2 | EDAC, {skx,i10nm}: Make some configurations CPU model specificdrivers/ drivers/ drivers/ +1 more | +36 | 1 reply | |
| 2/2 | EDAC, i10nm: Fix i10nm_edac loading failure on some serversdrivers/ | +16 | 1 reply |
Reviews trailers per patch
All 2 patches have a Reviewed-by or Acked-by.
| Patch | Jin Wen | Borislav Petkov |
|---|---|---|
| 1/2 | R-b | |
| 2/2 | Reported-and-tested-by | R-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 0/2] Fix i10nm_edac driver load failure
The root cause is that one of the configuration registers needed by EDAC changed offset between pre-production and final stepping of some CPU models. Ordinarily we might fix this by just making the driver only support the production stepping. But there are still significant numbers of the pre-production parts in use (both within Intel and with customers), so we need to adapt to use the right offset for the register depending on both model and stepping.
Patch 1: Adds a configuration structure to make this, and future changes, possible.
Patch 2: Adjusts the register offset
Qiuxu Zhuo (2):
EDAC, {skx,i10nm}: Make some configurations CPU model specific EDAC, i10nm: Fix i10nm_edac loading failure on some servers
drivers/edac/i10nm_base.c | 28 ++++++++++++++++++++++++---- drivers/edac/skx_base.c | 12 ++++++++++-- drivers/edac/skx_common.c | 11 +++++------ drivers/edac/skx_common.h | 11 +++++++++-- 4 files changed, 48 insertions(+), 14 deletions(-)
Signature · 1 line
2.21.1