mmc: jz4740: Don't change parent clock rate for some SoCs
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest2 patches 8 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/2 | mmc: jz4740: Don't change parent clock rate for some SoCsdrivers/ | +9 | 8 replies | |
| 2/2 | MIPS: ingenic: rs90: set MMC_MUX clockarch/ | +3 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/2] mmc: jz4740: Don't change parent clock rate for some SoCs
Some SoCs have one clock divider for all MMC units, thus changing one affects others as well. This leads to random hangs and memory corruptions, observed on the JZ4755 based device with two MMC slots used at the same time.
List of SoCs affected includes: JZ4725b, JZ4755, JZ4760 and JZ4760b.
The MMC core has its own clock divisor and it goes to the first plan in that case.
Siarhei Volkau (2):
mmc: jz4740: Don't change parent clock rate for some SoCs
MIPS: ingenic: rs90: set MMC_MUX clock
arch/mips/boot/dts/ingenic/rs90.dts | 5 +++-- drivers/mmc/host/jz4740_mmc.c | 10 +++++++++- 2 files changed, 12 insertions(+), 3 deletions(-)
Signature · 1 line
2.36.1