Add Sipeed Lichee Pi 4A RISC-V board support
Status from this message: Applied to riscv-dt-for-next, thanks!
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v3 Latest8 patches 29 repliesApplied
- v29 patches 20 repliesSuperseded
- v15 patches 31 repliesSuperseded
Changes in v3 from the cover letter
- remove thead cpu-rst dt-binding doc and its DT node from th1520.dtsi
- collect Reviewed-by and Acked-by tags
- update uart reg size as suggested by Yixun
- Add Guo Ren and Fu Wei as THEAD SoCs Maintainers
Patches in v3 Applied
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/8 | dt-bindings: interrupt-controller: Add T-HEAD's TH1520 PLICDocumentation/ | +1 | 0 replies | |
| 2/8 | dt-bindings: timer: Add T-HEAD TH1520 clintDocumentation/ | +1 | 0 replies | |
| 3/8 | dt-bindings: riscv: Add T-HEAD TH1520 board compatiblesDocumentation/ | +29 | 0 replies | |
| 4/8 | riscv: Add the T-HEAD SoC family Kconfig optionarch/ | +6 | 0 replies | |
| 5/8 | riscv: dts: add initial T-HEAD TH1520 SoC device treearch/ | +422 | 0 replies | |
| 6/8 | riscv: dts: thead: add sipeed Lichee Pi 4A board device treearch/ arch/ arch/ +1 more | +73 | 0 replies | |
| 7/8 | MAINTAINERS: add entry for T-HEAD RISC-V SoCMAINTAINERS | +8 | 0 replies | |
| 8/8 | riscv: defconfig: enable T-HEAD SoCarch/ | +1 | 0 replies |
Reviews trailers per patch
5 of 8 patches have a Reviewed-by or Acked-by.
| Patch | Conor Dooley | Guo Ren | Palmer Dabbelt |
|---|---|---|---|
| 1/8 | R-b | R-b | |
| 2/8 | R-b | ||
| 3/8 | |||
| 4/8 | R-b | ||
| 5/8 | |||
| 6/8 | |||
| 7/8 | A-b | ||
| 8/8 | R-b | A-b | A-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes. Scroll the table sideways for all 3 reviewers.
Cover letter [PATCH v3 0/8] Add Sipeed Lichee Pi 4A RISC-V board support
Sipeed's Lichee Pi 4A development board uses Lichee Module 4A core module which is powered by T-HEAD's TH1520 SoC. Add minimal device tree files for the core module and the development board.
Support basic uart/gpio/dmac drivers, so supports booting to a basic shell.
NOTE: the thead cpu reset dt-binding and DT node are removed in v3. This makes secondary CPUs unable to be online. However, minimal th1520 support is better than nothing. And the community has been working on and will work on the cpu reset dt-binding, for example, Conor, Guo and Jessica are discussing about it, I have seen valuable comments and inputs from them. I believe we can add back cpu reset in next development window.
Thanks
Since v2:
- remove thead cpu-rst dt-binding doc and its DT node from th1520.dtsi
- collect Reviewed-by and Acked-by tags
- update uart reg size as suggested by Yixun
- Add Guo Ren and Fu Wei as THEAD SoCs Maintainers
Since v1:
- add missing plic, clint, th1520 itself dt-bindings
- use c900-plic
- s/light/th1520
- add dt-binding for T-HEAD CPU reset
- enable ARCH_THEAD in defconfig
- fix all dtbs_check error/warning except the CPU RESET, see above.
Jisheng Zhang (8):
dt-bindings: interrupt-controller: Add T-HEAD's TH1520 PLIC
dt-bindings: timer: Add T-HEAD TH1520 clint
dt-bindings: riscv: Add T-HEAD TH1520 board compatibles
riscv: Add the T-HEAD SoC family Kconfig option
riscv: dts: add initial T-HEAD TH1520 SoC device tree
riscv: dts: thead: add sipeed Lichee Pi 4A board device tree
MAINTAINERS: add entry for T-HEAD RISC-V SoC
riscv: defconfig: enable T-HEAD SoC
.../sifive,plic-1.0.0.yaml | 1 + .../devicetree/bindings/riscv/thead.yaml | 29 ++ .../bindings/timer/sifive,clint.yaml | 1 + MAINTAINERS | 8 + arch/riscv/Kconfig.socs | 6 + arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/thead/Makefile | 2 + .../dts/thead/th1520-lichee-module-4a.dtsi | 38 ++ .../boot/dts/thead/th1520-lichee-pi-4a.dts | 32 ++ arch/riscv/boot/dts/thead/th1520.dtsi | 422 ++++++++++++++++++ arch/riscv/configs/defconfig | 1 + 11 files changed, 541 insertions(+) create mode 100644 Documentation/devicetree/bindings/riscv/thead.yaml create mode 100644 arch/riscv/boot/dts/thead/Makefile create mode 100644 arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi create mode 100644 arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts create mode 100644 arch/riscv/boot/dts/thead/th1520.dtsi
Signature · 1 line
2.40.0