Cleanup for Intel PMU initialization
Status from this message: The following commit has been merged into the perf/urgent branch of tip:
Get series with b4
b4 am [email protected]Versions newest first
Patches in v1 Applied
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/3 | perf/x86/intel: Clean up PEBS-via-PT on hybridarch/ arch/ | +9 | 0 replies | |
| 2/3 | perf/x86/intel: Fix ARCH_PERFMON_NUM_COUNTER_LEAFarch/ arch/ | +35 | 0 replies | |
| 3/3 | perf/x86/intel: Clean up counter information update and checkarch/ arch/ arch/ | +65 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 0/3] Cleanup for Intel PMU initialization
From: Kan Liang <[email protected]>
The patches are to clean up different features. They all touch the initialization code. There are some dependencies. So I put them in a patch set to facilitate the review and merge.
Patch 1 is to clear up the PEBS-via-PT on hybrid.
The original V1 patch can be found at
https://lore.kernel.org/lkml/[email protected]/
This is the V2, which only update the comments.
Patch 2 is to clean up the 023H enumeration.
To close the discussion at
https://lore.kernel.org/lkml/[email protected]/
Patch 3 is to clean up the counter information update and check codes. To close the discussion at
https://lore.kernel.org/lkml/[email protected]/
Kan Liang (3):
perf/x86/intel: Clean up PEBS-via-PT on hybrid perf/x86/intel: Fix ARCH_PERFMON_NUM_COUNTER_LEAF perf/x86/intel: Clean up counter information update and check
arch/x86/events/core.c | 10 +-- arch/x86/events/intel/core.c | 134 +++++++++++++++--------------- arch/x86/events/intel/ds.c | 10 ++- arch/x86/events/perf_event.h | 1 + arch/x86/include/asm/perf_event.h | 28 ++++++- 5 files changed, 106 insertions(+), 77 deletions(-)
Signature · 1 line
2.38.1