RFC Consolidating GIC per-cpu interrupts
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v9 RFC Latest0 of 4 patches 0 repliesNew
- v3 RFC0 of 13 patches 0 repliesSuperseded
Patches in v9 No applies recorded yet
None of the 4 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v9 yet.
Cover letter [RFC PATCH v9 0/4] Consolidating GIC per-cpu interrupts
Quoted 3 lines · Marc Zyngier
The current GIC per-cpu interrupts (aka PPIs) suffer from a number of problems:
[snip]
Quoted 4 lines
Patches against next-20110721, tested on PB11MP. As this patch series is quite different from the previous one, I've dropped all previous acks from platform maintainers.
I tried this out the other day and it didn't work. The setup_irq() calls in msm timer code fails and then we calibrate delay forever. I haven't looked further.
Signature · 2 lines
Sent by an employee of the Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.