RFC ARM: perf: support multiple PMUs
Get series with b4
b4 am [email protected]Versions newest first
- v1 RFC Latest2 of 15 patches 0 repliesNew
2 of 15 patches are in this archive. The cover letter announces 15.
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 5/15 | ARM: perf: move active_events into struct arm_pmu | +0 | 1 reply | |
| 8/15 | ARM: perf: remove unnecessary armpmu->stop | +0 | 1 reply |
Reviews trailers per patch
None of the 2 patches has a Reviewed-by or Acked-by of their own; the series has one for all of them.
| Patch | Ashwin Chaugule |
|---|---|
| Series | R-b |
| 5/15 | |
| 8/15 |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [RFC PATCH 00/15] ARM: perf: support multiple PMUs
Quoted 28 lines
Quoted 28 lines
-----Original Message-----
From: Mark Rutland
System (AKA nest or uncore) PMUs exist on devices which are not affine to a single CPU. They usually cannot be directly associated with individual tasks and are asynchronous with respect to the current execution. Examples of devices which could have system PMUs include L2 cache controllers, GPUs and memory buses.The following patch series refactors the ARM PMU backend, enabling new PMUs to reuse the existing code. This should allow for system PMUs to be supported in future. Further work will be required to get perf to fully understand system PMUs, but this provides something usable.
The framework is intended to be used by system PMUs which hang off core platform components (e.g. L2 cache, AXI bus). If a device is complex enough or separate enough from core functionality to have its own driver, it should implement its own PMU handling using the core perf API directly.
The first patch ("perf: provide PMU when initing events") is currently sitting in the tip tree, but as it's required for event initialization to function (and hence for the PMU to be usable), it's provided here for convenience.
The series is based on Will Deacon's perf-updates branch at:
git://linux-arm.org/linux-2.6-wd.git perf-updates
Quoted 9 lines
Quoted 8 lines
An example driver using the framework (supporting the PMU present in L220/PL310 level 2 cache controllers) can be found at:
git://linux-arm.org/linux-2.6-wd.git perf-l2x0-wipAny comments would be welcome.
Thanks,
Mark.
Other than the comments on patch [05/15] and [08/15], this series looks good to me !
Signature · 2 lines
Sent by an employee of the Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.