Make SMP timers standalone
Get series with b4
b4 am [email protected]Versions newest first
- v2 Latest0 of 15 patches 0 repliesNew
Patches in v2 No applies recorded yet
None of the 15 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v2 yet.
Cover letter [PATCH v2 00/15] Make SMP timers standalone
Quoted 10 lines · Linus Walleij
Quoted 6 lines · David Brown
Quoted 3 lines · Marc Zyngier
I do. But on some non-SMP platforms, the local timer and the global timer can actually be the same (MSM is one example of this, and the UP version of the Cortex A15 is another).
On SMP MSM, we use the CPU0 local timer as the global timer. They are the same on non-SMP as well,
Does this mean your CPU0 local timer is always on, always clocked? And do you use ARMs SMP TWD IP block for that?
Yes, CPU0's local timer is always on. We use it as a global clocksource, as well
as for udelay on both cores. It is not ARM's SMP TWD block, it is our own. The
timer blocks can each be read from both CPUs, but can only generate IRQs to one
or the other.
Jeff