Enable ethernet support for SOCFPGA
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest0 of 4 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 4 patches the cover letter announces are in this archive.
Reviews trailers per patch
| Patch | Jack Mitchell |
|---|---|
| Series | T-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH 0/4] Enable ethernet support for SOCFPGA
Quoted 29 lines · dinguyen at altera.com
From: Dinh Nguyen <[email protected]>
Hello,
These 4 patches are meant to enable ethernet and SD/MMC for the SOCFPGA platform.
patch (1/4): Adds select
ARM_TWDfor the platform
patch (2/4): Add platform specific initialization for the ethernet controller. patch (3/4): Commit25c83b5c2added "snps,phy-addr" for getting the PHY addr.
Set the ethernet clocks to beemac_0_clkandemac_1_clkso it be gated.
patch (4/4): Update defconfig to support SD/MMC, ethernet, EXT3 and NFS.Thanks,
Dinh Nguyen (4):
arm: socfpga: EnableARM_TWDfor socfpga
arm: socfpga: Add platform initialization for ethernet
ARM: socfpga: dts: Fix entries for the ethernet entries.
arm: socfpga: Add support for SD/MMC and ethernet to defconfigarch/arm/boot/dts/socfpga.dtsi | 4 +- arch/arm/boot/dts/socfpga_cyclone5.dts | 2 +- arch/arm/configs/socfpga_defconfig | 8 +++ arch/arm/mach-socfpga/Kconfig | 1 + arch/arm/mach-socfpga/core.h | 8 +++ arch/arm/mach-socfpga/socfpga.c | 85 +++++++++++++++++++++++++++++++- 6 files changed, 104 insertions(+), 4 deletions(-)
Quoted 7 lines
CC Arnd Bergmann <[email protected]>CC Olof Johansson <[email protected]>Cc Rob Herring <[email protected]>Cc Thomas Petazzoni <[email protected]>Cc Pavel Machek <[email protected]>Cc Jack Mitchell <[email protected]>
Hi Dinh,
What tree is this based against, or what patches are a pre-requisite to this series? I applied the patches to linux-arm/master but the compile failed.
arch/arm/mach-socfpga/socfpga.c: In function 'ksz9021rlrn_phy_fixup':arch/arm/mach-socfpga/socfpga.c:85:21: error:
'MICREL_KSZ9021_EXTREG_CTRL' undeclared (first use in this function)
phy_write(phydev, MICREL_KSZ9021_EXTREG_CTRL,
^arch/arm/mach-socfpga/socfpga.c:85:21: note: each undeclared identifier is reported only once for each function it appears in arch/arm/mach-socfpga/socfpga.c:86:4: error:
'MICREL_KSZ9021_RGMII_RX_DATA_PAD_SCEW' undeclared (first use in this function)
MICREL_KSZ9021_RGMII_RX_DATA_PAD_SCEW | 0x8000);
^
arch/arm/mach-socfpga/socfpga.c:87:21: error:
'MICREL_KSZ9021_EXTREG_DATA_WRITE' undeclared (first use in this function)
phy_write(phydev, MICREL_KSZ9021_EXTREG_DATA_WRITE, 0x0000);
^
arch/arm/mach-socfpga/socfpga.c:91:4: error:
'MICREL_KSZ9021_RGMII_CLK_CTRL_PAD_SCEW' undeclared (first use in this
function)
MICREL_KSZ9021_RGMII_CLK_CTRL_PAD_SCEW | 0x8000);
^
arch/arm/mach-socfpga/socfpga.c: In function 'socfpga_cyclone5_init':
arch/arm/mach-socfpga/socfpga.c:193:30: error: 'PHY_ID_KSZ9021RLRN'
undeclared (first use in this function)
phy_register_fixup_for_uid(PHY_ID_KSZ9021RLRN,
^Cheers,
Jack.
Signature · 5 lines
Jack Mitchell (jack at embed.me.uk) Embedded Systems Engineer http://www.embed.me.uk --