U-Boot port to Xtensa architecture
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest0 of 8 patches 0 repliesNew
Patches in v1 No applies recorded yet
None of the 8 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [U-Boot] [PATCH 0/8] U-Boot port to Xtensa architecture
Hi Max,
Quoted 5 lines · Max Filippov
Hi Tom,
this series adds U-Boot port to Xtensa, configurable processor architecture from Tensilica, Inc., now Cadence Design Systems Inc.
Quoted 7 lines
Preparation patches clean up OpenCores 10/100 MBit driver, enable it to be used with dedicated packet memory and with gigabit PHY. Two patches add proper xtensa bits: changes to shares files and contents of
arch/xtensa. One more patch adds sample xtensa CPU configuration -- Diamond 232. One more patch adds xtfpga board family that consists of Avnet LX60, LX110 and LX200 and Xilinx ML605 and KC705 FPGA boards configured with xtensa bitstream.
Any link to bitstreams? I have ml605 and kc705 here and will be nice to test it.
Thanks,
Michal
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 198 bytes
Desc: OpenPGP digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20140829/7f06e485/attachment.pgp>