ARM: mvebu: Enable perf support
Get series with b4
b4 am [email protected]Versions newest first
- v2 Latest7 patches 0 repliesNew
Patches in v2 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/7 | irqchip: armada-370-xp: Initialize per cpu registers when CONFIG_SMP=N | +0 | 0 replies | |
| 2/7 | irqchip: armada-370-xp: Introduce a is_percpu_irq() helper for readability | +0 | 0 replies | |
| 3/7 | irqchip: armada-370-xp: Enable the PMU interrupts | +0 | 0 replies | |
| 4/7 | ARM: mvebu: Enable Performance Monitor Unit on Armada XP/370 SoCs | +0 | 0 replies | |
| 5/7 | ARM: mvebu: Enable Performance Monitor Unit on Armada 375 SoC | +0 | 0 replies | |
| 6/7 | ARM: mvebu: Enable Performance Monitor Unit on Armada 380/385 SoC | +0 | 0 replies | |
| 7/7 | ARM: mvebu: Enable perf support in mvebu_v7_defconfig | +0 | 0 replies |
Reviews trailers per patch
All 7 patches have a Reviewed-by or Acked-by.
| Patch | Gregory CLEMENT |
|---|---|
| 1/7 | A-b |
| 2/7 | A-b |
| 3/7 | A-b |
| 4/7 | A-b |
| 5/7 | A-b |
| 6/7 | A-b |
| 7/7 | A-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCH v2 0/7] ARM: mvebu: Enable perf support
Hi Maxime,
Quoted 36 lines · Maxime Ripard
Hi,
This patch enables the performance monitoring unit found on the Armada 370, 375, 38x and XP, in order to gain hardware-assisted tracing using perf.
Due to the way the interrupts are implemented in these SoCs, it required some additions to the interrupt controller in order to unmask the PMU interrupts.
While doing so, we reworked the way the PPI are supported, in order to make the driver both easier to read and to extend.
This has been tested on an Armada XP and an Armada 385, and this serie depends on the patch "irqchip: armada: Fix chained per-cpu interrupts" sent previously.
Thanks!
MaximeChanges from v1:
- Dropped the mask/unmask refactoring
- Rebased on top of the v2 of the chained PPI fixEzequiel Garcia (5):
irqchip: armada-370-xp: Initialize per cpu registers whenCONFIG_SMP=N
irqchip: armada-370-xp: Introduce ais_percpu_irq()helper for
readability
ARM: mvebu: Enable Performance Monitor Unit on Armada 375 SoC
ARM: mvebu: Enable Performance Monitor Unit on Armada 380/385 SoC
ARM: mvebu: Enable perf support inmvebu_v7_defconfigMaxime Ripard (2):
irqchip: armada-370-xp: Enable the PMU interrupts
ARM: mvebu: Enable Performance Monitor Unit on Armada XP/370 SoCs
Quoted 7 lines
arch/arm/boot/dts/armada-370-xp.dtsi | 5 ++ arch/arm/boot/dts/armada-375.dtsi | 5 ++ arch/arm/boot/dts/armada-38x.dtsi | 5 ++ arch/arm/configs/mvebu_v7_defconfig | 1 + drivers/irqchip/irq-armada-370-xp.c | 88 +++++++++++++++++++++++------------- 5 files changed, 73 insertions(+), 31 deletions(-)
Now that patches 1-3 have been applied and are also in linux-next, I applied patches 4-6 to mvebu/dt and pacth 7 to mvebu/defconfig
I also checked that having only patches 4 to 7 without the 3 first ones didn't break the build or didn't make the kernel crash.
Thanks,
Gregory
Signature · 4 lines
Gregory Clement, Free Electrons Kernel, drivers, real-time and embedded Linux development, consulting, training and support. http://free-electrons.com