drivers/ddr/altera: Add the DDR controller driver for SoCFPGA
Get series with b4
b4 am CADhT+wcca2jRqF5E8o+vz_FzHS=swanrx841HOZ3tDZov8H-Zg@mail.gmail.comVersions newest first · linked by author and title
- v4 Latest1 of 3 patches 0 repliesNew
- v10 of 2 patches 0 repliesSuperseded
1 of 3 patches is in this archive. The cover letter announces 3.
Patches in v4 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/3 | driver/ddr/altera: Add DDR driver for Altera's SDRAM controller | +0 | 2 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v4 yet.
Cover letter [U-Boot] [PATCHv4 0/3] drivers/ddr/altera: Add the DDR controller driver for SoCFPGA
Quoted 45 lines · Marek Vasut
Quoted 18 lines · Dinh Nguyen
Quoted 17 lines · Marek Vasut
On Monday, July 20, 2015 at 09:31:39 PM, Dinh Nguyen wrote:
[...]Quoted 14 lines
Quoted 13 lines
Quoted 10 lines
Quoted 8 lines
Hi,
yeah, I have some insane amount of cleanup patches and fixes already. I will post them once I'm done. What I am sorely missing is the UniPHY register interface documentation, it looks like that is not public, so I don't exactly know if what
sequencer.cdoes is really correct. Sometimes I have serious doubts about that too . Can you give me the documentation please ?Have you seen this link[1]?
Yes, but that is by far not all of the registers used in the
sequencer.c, is it ?Quoted 8 lines
Quoted 8 lines
Quoted 2 lines
Looks like it's in the entire emi.pdf file[1]. Please look at volume 3, or page 531 of 895. The section for the UniPHY.
I extracted all the possible addresses used in the sequencer while cleaning it up, they're below. I cannot find these in any documentation. I checked the EMI RM, sure, but there seems to be many more registers all around the place than what are described in the EMI RM. Any ideas please ? Maybe this is not even the UniPHY anymore ?
Hi!
Quoted 1 line
I'll try to get those questions answered for you shortly.
Thanks!
Quoted 10 lines
BTW, I tested out our your branch, but I think I'm missing a step as where to put the SPL DTB?
U-Boot SPL 2015.07-rc3-00100-ga2e2da6 (Jul 21 2015 - 17:15:54)
drivers/ddr/altera/sequencer.c: Preparing to start memory calibrationdrivers/ddr/altera/sequencer.c: CALIBRATION PASSEDdrivers/ddr/altera/sequencer.c: Calibration complete Missing DTB
### ERROR ### Please RESET the board ###
Quoted 4 lines
Do:
make u-boot-with-spl-dtb.sfp
Does your updated branch still work for you on the SoCKit? I'm hitting the dreaded "CALIBRATION FAILED" on all my boards here, the devkit, SoCKit and the new Atlas SoCKit.
U-Boot SPL 2015.07-00293-ga6f4805 (Jul 23 2015 - 11:18:51) drivers/ddr/altera/sequencer.c: Preparing to start memory calibration drivers/ddr/altera/sequencer.c: CALIBRATION FAILED drivers/ddr/altera/sequencer.c: Calibration complete
SDRAM calibration failed.
### ERROR ### Please RESET the board ###