Skip to content

ARM: Exynos: initialize l2x0 cache controller only for cortex-a9 based SoCs

Tomasz Figa linux-arm-kernel linux-devicetree linux-samsung-soc linux-serial 1 version New

Get series with b4
b4 am 5595095.zmTGjttZIk@flatron

Versions newest first

  1. v1 Latest9 of 13 patches 0 repliesNew

9 of 13 patches are in this archive. Their subjects are numbered up to 13.

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/13ARM: Exynos: initialize l2x0 cache controller only for cortex-a9 based SoCs+0 -01 reply
2/13ARM: Exynos: fix secondary cpu power control register address calculation+0 -01 reply
3/13ARM: dts: fork out common Exynos5 nodes+0 -01 reply
4/13ARM: dts: list the CPU nodes for Exynos5250+0 -01 reply
8/13irqchip: exynos-combiner: set irq base as 256 for Exynos5420+0 -00 replies
9/13clk: exynos5420: register clocks using common clock framework+0 -01 reply
9/13clk: exynos5420: register clocks using common clock framework+0 -02 replies
10/13ARM: dts: Add initial device tree support for Exynos5420+0 -01 reply
11/13clocksource: exynos_mct: extend local timer support for four cores+0 -00 replies

Reviews trailers per patch

1 of 9 patches has a Reviewed-by or Acked-by.

PatchTomasz Figa
1/13
2/13
3/13
4/13R-b
8/13
9/13
9/13
10/13
11/13

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.

Read the v1 thread