arm: tegra20/colibri_t20: early pmic rail configuration
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest3 patches 0 repliesNew
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/3 | sysboot: Add support for ubifs to the sysboot command | +0 | 0 replies | |
| 1/3 | arm: tegra20: implement early pmic rail configuration | +0 | 0 replies | |
| 1/3 | sysboot: Add support for ubifs to the sysboot command | +0 | 1 reply | |
| 2/3 | colibri_t20: enable early pmic rail configuration | +0 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [U-Boot] [PATCH 0/3] arm: tegra20/colibri_t20: early pmic rail configuration
Quoted 7 lines · Marcel Ziswiler
Implement early TPS6586X PMIC rail configuration setting SM0 being VDD_CORE_1.2V to 1.2 volts and SM1 being VDD_CPU_1.0V to 1.0 volts.
While those are PMIC power-up defaults the SoC might have been reset separately with certain rails being left at lower DVFS states which is e.g. the case upon watchdog reset while otherwise nearly idling.
Is there any guarantee that the voltage levels are high enough for the AVP to run correctly before the CORE rail is adjusted? It sounds to me like a HW design issue; the SoC reset output should reset the PMIC too.