Skip to content

ASoC: fsl_esai: Fix some issues

Nicolin Chen alsa-devel 1 version Applied

Status from this message: Applied all, thanks.

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest4 patches 1 replyApplied

Patches in v1 Applied

#Subject and filesSizeRepliesApplied
1/4ASoC: fsl_esai: Fix incorrect condition within ratio range check for FPsound/soc/fsl/fsl_esai.c+2 -10 replies
2/4ASoC: fsl_esai: Only bypass sck_div for EXTAL sourcesound/soc/fsl/fsl_esai.c+7 -10 replies
3/4ASoC: fsl_esai: Bypass divider settings if clock requirement is not changedsound/soc/fsl/fsl_esai.c+20 -30 replies
4/4ASoC: fsl_esai: Set PCRC and PRRC registers at the end of hw_params()sound/soc/fsl/fsl_esai.c+5 -60 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [PATCH RESEND 0/4] ASoC: fsl_esai: Fix some issues

Sorry for this resend. I just found my previous patches have not been delivered successfully to the alsa maillist.

This series of patches fix the following problems:
PATCH-1 for an incorrect ratio range check.
PATCH-2 for an incorrect bypass settings of FSYS clock source. PATCH-3 for duplicated calculations and configurations of dividers PATCH-4 for mismatched init flow of configuration comparing to RM.

Nicolin Chen (4):
ASoC: fsl_esai: Fix incorrect condition within ratio range check for
FP
ASoC: fsl_esai: Only bypass sck_div for EXTAL source
ASoC: fsl_esai: Bypass divider settings if clock requirement is not
changed
ASoC: fsl_esai: Set PCRC and PRRC registers at the end of hw_params()

 sound/soc/fsl/fsl_esai.c | 45 ++++++++++++++++++++++++++++++++++-----------
 1 file changed, 34 insertions(+), 11 deletions(-)
Signature · 1 line
1.8.4