Add foundation for riscv architecture
Get series with b4
b4 am [email protected]Versions newest first
- v1 Latest10 patches 4 repliesIn review
Patches in v1 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/10 | site: Add riscv32 and riscv64meta/ meta/ | +8 | 0 replies | |
| 2/10 | insane: Add entries for riscv 32bit/64bitmeta/ | +4 | 0 replies | |
| 3/10 | siteinfo: Define data for riscv32 and riscv64meta/ | +6 | 0 replies | |
| 4/10 | kernel-arch.bbclass: Add riscv to kernel arch mapmeta/ | +2 | 0 replies | |
| 5/10 | runqemu: Add riscv support for qemu machinesscripts/ | +4 | 0 replies | |
| 6/10 | binutils: Convert SRC_URI and SRCREV to weak definesmeta/ | +3 | 2 replies | |
| 7/10 | gcc: Backport fix for a segfault on riscvmeta/ meta/ | +51 | 0 replies | |
| 8/10 | gcc-runtime: Disable libitm on riscvmeta/ | +2 | 0 replies | |
| 9/10 | elfutils: Fix missing library on linker cmdlinemeta/ meta/ | +40 | 0 replies | |
| 10/10 | openssl: Add support for riscv32/riscv64meta/ meta/ | +12 | 0 replies |
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.
Cover letter [PATCH 00/10] Add foundation for riscv architecture
riscv is new cool kid in town. This pull request enables base infrastructure to support riscv32 and riscv64 profiles full architecture and qemu port is in meta-riscv
https://github.com/kraj/meta-riscv
These changes are being rapidly upstreamed, eventually we might have a very thin layer
The following changes since commit abf2e9526a11bcb51b71b90a7b76bd33af656494:
systemd-serialtty: allow empty package (2017-09-26 11:07:36 +0100)
are available in the git repository at:
git://git.openembedded.org/openembedded-core-contrib kraj/riscv
http://cgit.openembedded.org/openembedded-core-contrib/log/?h=kraj/riscv
Khem Raj (10):
site: Add riscv32 and riscv64
insane: Add entries for riscv 32bit/64bit
siteinfo: Define data for riscv32 and riscv64 kernel-arch.bbclass: Add riscv to kernel arch map
runqemu: Add riscv support for qemu machines
binutils: Convert SRC_URI and SRCREV to weak defines
gcc: Backport fix for a segfault on riscv
gcc-runtime: Disable libitm on riscv
elfutils: Fix missing library on linker cmdline
openssl: Add support for riscv32/riscv64
meta/classes/insane.bbclass | 4 ++ meta/classes/kernel-arch.bbclass | 3 +- meta/classes/siteinfo.bbclass | 6 +++ meta/recipes-connectivity/openssl/openssl10.inc | 6 +++ .../recipes-connectivity/openssl/openssl_1.1.0f.bb | 6 +++ meta/recipes-devtools/binutils/binutils-2.29.inc | 5 ++- meta/recipes-devtools/elfutils/elfutils_0.170.bb | 1 + ...0001-libasm-may-link-with-libbz2-if-found.patch | 39 +++++++++++++++++ meta/recipes-devtools/gcc/gcc-7.2.inc | 1 + ...le-non-legitimate-address-in-riscv_legiti.patch | 50 ++++++++++++++++++++++ meta/recipes-devtools/gcc/gcc-runtime.inc | 2 + meta/site/riscv32-linux | 4 ++ meta/site/riscv64-linux | 4 ++ scripts/runqemu | 4 ++ 14 files changed, 132 insertions(+), 3 deletions(-) create mode 100644 meta/recipes-devtools/elfutils/files/0001-libasm-may-link-with-libbz2-if-found.patch create mode 100644 meta/recipes-devtools/gcc/gcc-7.2/0050-RISC-V-Handle-non-legitimate-address-in-riscv_legiti.patch create mode 100644 meta/site/riscv32-linux create mode 100644 meta/site/riscv64-linux
Signature · 1 line
2.14.2