Skip to content

clocksource/drivers/atcpit100: Add andestech atcpit100 timer

Greentime Hu linux-arch linux-devicetree linux-serial lkml netdev 2 versions – In review

Get series with b4
b4 am [email protected]

Versions newest first · linked by author and title

  1. v7 Latest3 patches 1 replyIn review
  2. v63 patches 4 repliesSuperseded

Changes in v7 from the cover letter

- Fix atcpit100_clkevt_next_event(), before set reload register, clock source timer shall disable. And re-enable it after the setting. Without this modification, the test case 'clock_nanosleep02' of ltp_20170929 will fail.

Patches in v7 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/3clocksource/drivers/atcpit100: Add andestech atcpit100 timerdrivers/clocksource/Kconfig drivers/clocksource/Makefile drivers/clocksource/timer-atcpit100.c+258 -00 replies
2/3clocksource/drivers/atcpit100: VDSO supportdrivers/clocksource/timer-atcpit100.c+18 -00 replies
3/3dt-bindings: timer: Add andestech atcpit100 timer binding docDocumentation/devicetree/bindings/timer/andestech,atcpit100-timer.txt+33 -00 replies

Reviews trailers per patch

2 of 3 patches have a Reviewed-by or Acked-by.

PatchLinus WalleijRob HerringArnd Bergmann
1/3R-b
2/3
3/3A-b A-b

Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes. Scroll the table sideways for all 3 reviewers.

Read the v7 thread

Cover letter [PATCH v7 0/3] clocksource/drivers/atcpit100: Add andestech atcpit100 timer

Hi, all:

ATCPIT100 is often used on the Andes architecture, This timer provide 4 PIT channels. Each PIT channel is a multi-function timer, can be configured as 32,16,8 bit timers or PWM as well.

For system timer it will set channel 1 32-bit timer0 as clock source and count downwards until underflow and restart again.

It also set channel 0 32-bit timer0 as clock event and count downwards until condition match. It will generate an interrupt for handling periodically.

Changes in v7:
- Fix atcpit100_clkevt_next_event(), before set reload register, clock source timer shall disable. And re-enable it after the setting. Without this modification, the test case 'clock_nanosleep02' of ltp_20170929 will fail.

Changes in v6:
- To select TIMER_OF in drivers/clocksource/Kconfig instead of arch/nds32/Kconfig
- Refine Kconfig
- Update license format to SPDX-License-Identifier

Rick Chen (3):
clocksource/drivers/atcpit100: Add andestech atcpit100 timer clocksource/drivers/atcpit100: VDSO support
dt-bindings: timer: Add andestech atcpit100 timer binding doc

 .../bindings/timer/andestech,atcpit100-timer.txt   |  33 +++
 drivers/clocksource/Kconfig                        |   9 +
 drivers/clocksource/Makefile                       |   1 +
 drivers/clocksource/timer-atcpit100.c              | 266 +++++++++++++++++++++
 4 files changed, 309 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/andestech,atcpit100-timer.txt
 create mode 100644 drivers/clocksource/timer-atcpit100.c
Signature · 1 line
2.16.1

Read the cover letter in its thread