Skip to content

Add support for new Xilinx Versal ACAPs

Michal Simek u-boot 1 version New

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest3 patches 0 repliesNew

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/3arm64: versal: Add support for new Xilinx Versal ACAPsKconfig MAINTAINERS arch/arm/Kconfig +16 more+402 -71 reply
1/3arm64: versal: Add support for new Xilinx Versal ACAPs+0 -01 reply
1/3arm64: versal: Add support for new Xilinx Versal ACAPs+0 -01 reply
1/3arm64: versal: Add support for new Xilinx Versal ACAPs+0 -00 replies
2/3net: gem: Do not setup any clock for Xilinx SoC Versaldrivers/net/zynq_gem.c+2 -00 replies
3/3arm64: versal: Add Xilinx Versal Virtual QEMU boardarch/arm/mach-versal/Kconfig arch/arm/mach-versal/cpu.c configs/xilinx_versal_virt_defconfig+87 -00 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [U-Boot] [PATCH 0/3] Add support for new Xilinx Versal ACAPs

Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortexâ„¢-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency.

For more information please look at
https://www.xilinx.com/products/silicon-devices/acap/versal.html

The patch series enables QEMU versal virt platform (xlnx-versal-virt) where DTB is propagated from QEMU that's why CONFIG_OF_BOARD option is used.

Thanks,
Michal

Michal Simek (3):
arm64: versal: Add support for new Xilinx Versal ACAPs
net: gem: Do not setup any clock for Xilinx SoC Versal
arm64: versal: Add Xilinx Versal Virtual QEMU board

 Kconfig                                       |  2 +-
 MAINTAINERS                                   |  6 ++
 arch/arm/Kconfig                              | 10 +++
 arch/arm/Makefile                             |  1 +
 arch/arm/mach-versal/Kconfig                  | 44 +++++++++++++
 arch/arm/mach-versal/Makefile                 |  8 +++
 arch/arm/mach-versal/clk.c                    | 30 +++++++++
 arch/arm/mach-versal/cpu.c                    | 83 ++++++++++++++++++++++++
 arch/arm/mach-versal/include/mach/gpio.h      |  6 ++
 arch/arm/mach-versal/include/mach/hardware.h  | 34 ++++++++++
 arch/arm/mach-versal/include/mach/sys_proto.h |  6 ++
 board/xilinx/versal/MAINTAINERS               |  7 +++
 board/xilinx/versal/Makefile                  |  7 +++
 board/xilinx/versal/board.c                   | 81 ++++++++++++++++++++++++
 configs/xilinx_versal_virt_defconfig          | 68 ++++++++++++++++++++
 drivers/mmc/Kconfig                           |  2 +-
 drivers/net/Kconfig                           |  2 +-
 drivers/net/zynq_gem.c                        |  2 +
 drivers/spi/Kconfig                           |  4 +-
 env/Kconfig                                   |  4 +-
 include/configs/xilinx_versal.h               | 91 +++++++++++++++++++++++++++
 21 files changed, 491 insertions(+), 7 deletions(-)
 create mode 100644 arch/arm/mach-versal/Kconfig
 create mode 100644 arch/arm/mach-versal/Makefile
 create mode 100644 arch/arm/mach-versal/clk.c
 create mode 100644 arch/arm/mach-versal/cpu.c
 create mode 100644 arch/arm/mach-versal/include/mach/gpio.h
 create mode 100644 arch/arm/mach-versal/include/mach/hardware.h
 create mode 100644 arch/arm/mach-versal/include/mach/sys_proto.h
 create mode 100644 board/xilinx/versal/MAINTAINERS
 create mode 100644 board/xilinx/versal/Makefile
 create mode 100644 board/xilinx/versal/board.c
 create mode 100644 configs/xilinx_versal_virt_defconfig
 create mode 100644 include/configs/xilinx_versal.h
Signature · 1 line
1.9.1