Skip to contentSkip to conversation

sdrc register defs

PATCH In review Rajendra Nayak 1 participant 1 message Jul 1, 2008

Subsystems (3)
Arm (32-bit) Arm sub-architectures OMAP2+ support
lore
Share & tools
lore

Rajendra Nayak

author
#0 lore raw

PATCH 4/11 sdrc register defs

This patch adds some missing sdrc register definitions

Signed-off-by Rajendra Nayak <[email protected]>
---
 arch/arm/mach-omap2/sram34xx.S   |    4 ++--
 include/asm-arm/arch-omap/sdrc.h |   13 +++++++++++--
 2 files changed, 13 insertions(+), 4 deletions(-)
arch/arm/mach-omap2/sram34xx.S +2 -2
Index: linux-omap-2.6/arch/arm/mach-omap2/sram34xx.S
===================================================================
@@ -185,9 +185,9 @@ omap34xx_cm_iclken1_core:
 omap34xx_sdrc_rfr_ctrl:
 	.word OMAP34XX_SDRC_REGADDR(SDRC_RFR_CTRL_0)
 omap34xx_sdrc_actim_ctrla:
-	.word OMAP34XX_SDRC_REGADDR(SDRC_ACTIM_CTRL_A)
+	.word OMAP34XX_SDRC_REGADDR(SDRC_ACTIM_CTRL_A_0)
 omap34xx_sdrc_actim_ctrlb:
-	.word OMAP34XX_SDRC_REGADDR(SDRC_ACTIM_CTRL_B)
+	.word OMAP34XX_SDRC_REGADDR(SDRC_ACTIM_CTRL_B_0)
 omap34xx_sdrc_dlla_status:
 	.word OMAP34XX_SDRC_REGADDR(SDRC_DLLA_STATUS)
 omap34xx_sdrc_dlla_ctrl:
include/asm-arm/arch-omap/sdrc.h +11 -2
Index: linux-omap-2.6/include/asm-arm/arch-omap/sdrc.h
===================================================================
@@ -19,15 +19,24 @@
 /* SDRC register offsets - read/write with sdrc_{read,write}_reg() */
 
 #define SDRC_SYSCONFIG		0x010
+#define SDRC_CS_CFG		0x040
+#define SDRC_SHARING		0x044
+#define SDRC_ERR_TYPE		0x04C
 #define SDRC_DLLA_CTRL		0x060
 #define SDRC_DLLA_STATUS	0x064
 #define SDRC_DLLB_CTRL		0x068
 #define SDRC_DLLB_STATUS	0x06C
 #define SDRC_POWER		0x070
+#define SDRC_MCFG_0		0x080
 #define SDRC_MR_0		0x084
-#define SDRC_ACTIM_CTRL_A	0x09c
-#define SDRC_ACTIM_CTRL_B	0x0a0
+#define SDRC_ACTIM_CTRL_A_0	0x09c
+#define SDRC_ACTIM_CTRL_B_0	0x0a0
 #define SDRC_RFR_CTRL_0		0x0a4
+#define SDRC_MCFG_1		0x0B0
+#define SDRC_MR_1		0x0B4
+#define SDRC_ACTIM_CTRL_A_1	0x0C4
+#define SDRC_ACTIM_CTRL_B_1	0x0C8
+#define SDRC_RFR_CTRL_1		0x0D4
 
 /*
  * These values represent the number of memory clock cycles between