Skip to contentSkip to conversation

patch for SBS K2: don't initialise the L2 cache

DISCUSSION Matt Porter 1 participant 1 message Jun 23, 2001 1 message not in the archive

lore
Share & tools
lore

A message that is not in the archive (sent off-list or not yet received): [email protected]

#1 lore raw
Quoted 11 lines · Michael Sokolov

Hi there,

Below is a patch to linuxppc_2_4_devel for the SBS K2 board. The current linuxppc_2_4_devel when booting on the K2 does its own L2 cache initialisation. This is no good. L2 cache initialisation should be left to the board firmware. The way the current linuxppc_2_4_devel sets up the L2 cache on the K2 works for a really ancient K2 we've had laying in the office since before the Flood (it was on that board that I reported success with linuxppc_2_4_devel earlier), but it blows up on all K2s of any recency (since April of last year I think). It certainly doesn't work on the K2s that are being shipped now (rev J), as SBS has changed (corrected) the L2 cache hardware on the new K2 revisions.

The only firmware available to date for an SBS K2 is PMON. PMON does not configure the L2 cache. Older rev boards used a differential clock. I've finally received the new docs, so I'm updating the port to read the single-ended/differential l2clk onboard register so it sets the L2CR accordingly. If docs were provided as they were updated with this new feature, then the port would have been working.

When a firmware release is made available that properly sets up the L2CR then I'll be happy to remove the L2CR setup code, not before.

--
Matt Porter
MontaVista Software, Inc.
[email protected]

** Sent via the linuxppc-dev mail list. See http://lists.linuxppc.org/