Skip to contentSkip to conversation

mpc83xx: Fix the SATA clock setting of 837x targets

PATCH New Dave Liu 1 participant 1 message Apr 3, 2008

lore
Share & tools
lore

Dave Liu

author
#0 lore raw

PATCH 1/1 mpc83xx: Fix the SATA clock setting of 837x targets

Currently the SATA controller clock is configured as CSB clock, usually the CSB clock is 400/333/266MHz.

However, The SATA IP block is only guaranteed to operate up to 200 MHz as stated in the HW spec.

The bug is reported by Joe D'Abbraccio <[email protected]>

This patch makes the SATA clock as half of CSB clock.

Signed-off-by Dave Liu <[email protected]>
---
 include/configs/MPC837XEMDS.h |    2 +-
 include/configs/MPC837XERDB.h |    2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)
include/configs/MPC837XEMDS.h +1 -1
index 7c4e76e..7fc0f7e 100644
@@ -96,7 +96,7 @@
  */
 #define CFG_SCCR_TSEC1CM	1	/* CSB:eTSEC1 = 1:1 */
 #define CFG_SCCR_TSEC2CM	1	/* CSB:eTSEC2 = 1:1 */
-#define CFG_SCCR_SATACM		SCCR_SATACM_1	/* CSB:SATA[0:3] = 1:1 */
+#define CFG_SCCR_SATACM		SCCR_SATACM_2	/* CSB:SATA[0:3] = 2:1 */
 
 /*
  * System IO Config
include/configs/MPC837XERDB.h +1 -1
index eaac525..c698ff8 100644
@@ -108,7 +108,7 @@
 /* System Clock Configuration Register */
 #define CFG_SCCR_TSEC1CM	1		/* eTSEC1 clock mode (0-3) */
 #define CFG_SCCR_TSEC2CM	1		/* eTSEC2 clock mode (0-3) */
-#define CFG_SCCR_SATACM		SCCR_SATACM_1	/* SATA1-4 clock mode (0-3) */
+#define CFG_SCCR_SATACM		SCCR_SATACM_2	/* SATA1-4 clock mode (0-3) */
 
 /*
  * System IO Config
Signature · 1 line
1.5.4.rc4